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The objective of this research is to explore the possibilities of developing 
transmit/receive (T/R) modules using silicon-germanium (SiGe) heterojunction bipolar 
transistor (HBT) BiCMOS technology to integrate with organic liquid crystal polymer 
(LCP) packages for the next-generation phased-array radar system. The T/R module 
requirements are low power, compact, lightweight, low cost, high performance, and high 
reliability.  All these requirements have provided a very strong motivation for developing 
fully monolithic T/R modules. SiGe HBT BiCMOS technology is an excellent candidate 
to integrate all the RF circuit blocks on the T/R module into a single die and thus, 
reducing the overall cost and size of the phase-array radar system. In addition, this 
research also investigates the effects and the modeling issues of LCP package on the 
SiGe circuits at X-band.  The contributions from this research work are summarized as 
follows:  
1. Design of an X-band SiGe power amplifier (PA) for monolithically integrated 
phased-array T/R modules.  
2. Design of a low-loss and low-noise tunable, monolithic X-band SiGe active 
bandpass filter [1].  
3. Investigation of temperature effects on SiGe tunable filter [1].   
4. The extraction of a lumped-element, equivalent circuit model for via 
interconnections in 3-D packages using a single via structure with embedded 
capacitor [2]. 
 xviii 
5. De-embedding transmission lines using a full-wave EM-simulated pad model [3].  
6. Design of a low-power and low-voltage X-band SiGe HBT low-noise amplifier 
(LNA) [4].  
7. Design of an X-band to Ka-band single-pole double-throw (SPDT) switch [5].  
8. Investigation of packaging effects of multiple X-band SiGe LNAs embedded in 
an organic LCP substrate [6]. 








1.1   Radar System 
Radar, radio detection and ranging, was developed and deployed during the 
Second World War [7]. During the Second World War, it was believed that whichever 
side spotted an enemy plane or ship first would have a higher chance of winning the 
battle [8]. The Allies began to develop a technology to assist them in the battle for 
detecting distant objects that are hundreds of miles away and even in the dark. The US 
Navy came out with the acronym for this technology, known as RADAR. With the 
advancement in technology, radar systems are also used for commercial applications such 
as weather monitor, remote sensing, and collision avoidance.  
Figure 1 shows the basic working principle of a radar system. The transmitter 
produces an electromagnetic (EM) wave that consists of short and strong signal radio 
frequency (RF) pulses. When the EM wave hits the target, it is reflected back to the 
receiver. Based on the received EM wave, the radar system is able to compute the 
velocity, distance, and position of the target.   
1.2   Radar System Evolution 
The types of antennas use in a radar system will determine the radar performance. 
Before 1960s, most antennas were rotating dish type. In a rotating dish antenna, 
mechanical parts are used to steer the beams. The main disadvantage of using a 
mechanical steering is that its scanning rate is usually limited and slow. For military 
applications such as the missile warning system and space surveillance, the radar 









As a result, beam steering antennas are preferred. In a beam steering antenna, the 
beams are formed by controlling the signal phase propagated from each antenna element 
to provide a constructive / destructive interference, so that the beams can be steered in a 
desired direction. The phase can be easily controlled electronically, allowing the beam to 
be steered very quickly without having to move the antenna. Thus, the beam steering 
antennas have significant higher scanning rate and this leads to the development of 
phased-array radar systems.  Figure 2 shows the evolution of radar systems.  
1.3   Phased-Array Radar: Passive Vs. Active  
 The phased-array radar systems consist of two main groups: the passive and the 
active. Figure 3 shows the schematics of both the passive and the active phased-array 
radar systems. One of the main differences is that the passive phased-array radar system 
has a centralized T/R architecture, while the active phase-array radar system has multiple 











Figure 3: Phased-array radar system: passive and active. 
 
  
 Table 1 compares the pros and cons between the passive and the active phased-
array radar systems. In Table 1, it is shown that the active phased-array radar system 
 4 
tends to have better performance and reliability than the passive phased-array radar 
system. In addition, the requirements for the LNAs and PAs in the active phased-array 
radar system are usually less stringent, making the overall system design more realizable. 
Although the cost of the passive phased-array radar system is lower, it is believed that the 
cost of the active phased-array radar system will potentially reduce with time.  
1.4   Active Phased-Array Radar T/R Modules  
In a communication system, the RF front-end is generally a group of circuit 
blocks between the antenna and the digital baseband. An active phased-array radar 
system usually has multiple transmit/receive (T/R) modules at its RF front-end [9] . The 
T/R modules vary the amplitude and phase of a signal feeding each antenna element, so 
that the effective radiation pattern of the array can be reinforced in a desired direction, as 
shown in Figure 4 [10]. 
 A typical T/R module for a phased-array radar system consists of a circulator, a 
low-noise amplifier (LNA), a power amplifier (PA), and a phase shifter. To reduce the 
physical size of T/R modules, the phase shifter is usually shared by the transmitter and 
the receiver using a single-pole double-throw (SPDT) switch. The performance and the 
cost of the phased-array radar system are mainly dominated by the T/R modules.  
 
 
Table 1: Comparison between the passive and the active phased-array radar systems. 
 
 Passive Active 
Architecture Centralized T/R Multiple T/Rs 
Insertion Loss Higher Lower 
Noise Figure Higher Lower 
Reliability Low High 
Design Specification Difficult to meet Easier to meet 






Figure 4: Transmit/receive (T/R) modules in an active phased-array radar system [9]. 
 
The performance of a radar system is evaluated based on the figure-of-merit 
(FOM), which is defined as  
 PAGFOM  ,                                                     (1)                                                                                               
where P, A, and G are the average transmitter power, the aperture area, and the antenna 
gain, respectively [11].   
 
From (1), the FOM terms for a phased-array radar system are given as  
NPP e ,                                                                    (2)                                                              








 ,                                                    (4)                                             
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where Pe, Ae, and Ge are the average transmitter power, the aperture area, and the gain of 
a single antenna element in the phased array, respectively, λ is the operation wavelength, 
and N is the number of antenna elements in the array [12]. Combining (1) through (4), the 
FOM of the phased-array radar system can be further expressed as  
3
2
2 4 NAPFOM ee


 .                                               (5) 
In many situations for a fixed FOM, Pe can be drastically reduced by increasing N, which 
prevents the radar system from overheating [13].  
 The current phased-array radar T/R modules are typically multi-chip modules 
(MCMs) containing the III-V monolithic microwave integrated circuits (MMICs). As a 
result, an increase in N would also increase the cost of the radar system because of the 
expensive III-V MMICs. The cost of each MCM could be as high as 1,000 dollars [14]. 
Therefore for the T/R modules, there is a strong motivation to replace the III-V 
technologies with a much lower cost silicon-based technology. Figure 5 shows an X-band 
T/R module developed by EADS. The size of the T/R module is 64.5 x 13.5 mm
2
. The 
T/R module contains a PA, a ferrite circulator, a monolithically integrated limiter, and a 











1.5   MMIC Packaging Considerations  
Understanding the electrical characteristics of a high-frequency package and its 
interconnects is important to optimize the circuit performance.  At high frequency (> 3 
GHz), the parasitics arising from the package interconnects are no longer transparent to 
electrical performance and need to be explicitly taken into consideration during the 
design stage.  One way to model the parasitics is by performing a full-wave EM 
simulation. However, the EM simulations tend to be time consuming and complicated, 
especially for circuits with many package interconnects. It is highly desirable to 
implement equivalent circuit models for the package interconnects to be used in the 
circuit simulations to bypass the need for the EM simulations.   
In a packaged MMIC, wirebonding is the primary method of making 
interconnects between the MMIC and the package. The wirebond interconnect is 
convenient and easy to implement [15], but it has the tendency to introduce high loss and 
mismatch especially at higher frequencies because of large parasitic inductance and 
resistance [16]. Figure 6 shows the S11 simulations of a 1 mil diameter bondwire that is 
terminated with 50 Ω load, from 1 to 40 GHz. The wire length is ranged from 10 to 40 
mil. 
 The S11 simulations demonstrate that the wire tends to be more inductive as the 
wire length increases. The impedance of the wire is expressed as  
impedance = fL2 ,                                                   (6) 
where f is the operating frequency and L is the inductance of the wire. From (6), it is 
shown that the impedance of the wire increases with frequency. Therefore, the wire 
length is going to have more impact on the impedance matching between the MMIC and 












As a result, there is a strong interest to explore the possibilities of embedding 
multiple MMICs in multi-layer liquid crystal polymer (LCP) substrates for T/R modules 
[17] . The LCP is an organic material and offers a unique combination of properties. 
Recently, the LCP has gained much consideration as a potential high-performance 
microwave substrate as well as a RF packaging material. Besides being a low-cost 
dielectric material, the LCP has a low dissipation factor and a low water absorption 
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coefficient, making it a first choice material for developing multilayer antenna array.  In 
addition, its coefficient of thermal expansion (CTE) can be adjusted through thermal 
treatments, facilitating integration of circuits in system-on-package (SOP) modules [18]. 
Using LCP antennas will also lead to weight reduction in radar systems. For airborne 
radar systems, the lightweight property of LCP enables the radars to mount onto smaller 
aircrafts, which helps to reduce the operating cost.  
1.6   SiGe HBT BiCMOS Technology  
 In the past decade, the silicon germanium (SiGe) heterojunction bipolar transistor 
(HBT) bipolar-complementary metal-oxide semiconductor (BiCMOS) process has 
become a leading technology and is increasingly deployed in a wide variety of RF circuit 
applications. SiGe HBT BiCMOS integrated circuits (ICs) can be found in many 
communication devices such as the cellular handsets, wireless local area networks 
(WLAN) building blocks, global position system (GPS) systems, and radar systems. 
Figure 7 shows the application frequency bands for SiGe HBT BiCMOS technology [19]. 
The presence of Si-SiGe heterojunctions in the emitter-base (EB) and collector-
base (CB) junctions causes the device physics of the SiGe HBT to be different from that 
















 SiGe HBTs utilize bandgap engineering to dramatically improve conventional 
silicon (Si) bipolar-junction transistor (BJT) performance. Figure 9 shows the energy 
band diagram for Si BJT and SiGe HBT, both biased in forward active mode at low-
injection. As shown in Figure 9, when Ge is introduced into the base region, the potential 
barrier to injection of electrons from emitter into the base decreases, and this leads to 
more electron injection and higher current gain for the same base-emitter voltage (Vbe). In 
addition, the presence of Ge in CB junction leads to a higher Early voltage.  
The power consumption of each circuit block in the RF front-ends is a crucial 
design consideration, and often enough the power consumption has a direct impact on the 
operation cost. As shown in Figure 10, for a fixed collector current, SiGe HBT has a 
higher fT than conventional Si BJT [21]. Thus in comparison, a SiGe HBT amplifier will 
have a higher gain and a lower power consumption than a Si BJT amplifier. 
In a SiGe HBT BiCMOS technology, the SiGe HBT process maintains a strict 
compatibility with conventional CMOS manufacturing [22]. The ability of fabricating 
both SiGe HBT and CMOS technologies on a single wafer, has created many 
opportunities for mixed-signal ICs. The SiGe HBT technology offers a high speed and 
gain performance, which is desirable for many RF and analog applications. The CMOS 
technology offers high-input resistances, making it very suitable for constructing low-







Figure 9: Energy band diagram for SiGe HBT (dashed) and Si BJT (solid) biased in forward active 





Figure 10: Comparison of the fT as a function of collector current for a SiGe HBT and a Si BJT of 





 SiGe HBT is distinguished between different technology generations according to 
their ac performances, such as unity-gain-cutoff frequency (fT) and maximum oscillation 
frequency (fmax) [20], is shown as follows:  
1. First generation – SiGe HBT with peak fT in the range of 50 GHz  
2. Second generation – SiGe HBT with peak fT in the range of 100 GHz 
3. Third generation – SiGe HBT with peak fT in the range of 200 GHz 
4. Fourth generation – SiGe HBT with peak fT in the range of 300 GHz  
As shown in Figure 11, the fmax and fT of SiGe HBT has increased dramatically with each 





Figure 11: Measured fmax and fT for a variety of generations of SiGe HBT BiCMOS technology [20]. 
 
 14 
III-V technologies have always been the main technology platform for monolithic 
microwave integrated circuits (MMIC) because of their high electron mobility and 
electron velocity, which enable the transistors to operate at high frequencies.  However, 
unlike the SiGe HBT BiCMOS technology, it is difficult to integrate a III-V device with 
CMOS on a single wafer, since there is no decent grown oxide for III-V process. Thus, 
the applications of III-V technologies are limited as they do not offer a complete system-
on-a-chip (SOC) solution. Over the years, the fmax and fT of SiGe have increased and now 
more MMICs are fabricated using Si technology. Given the same wafer size, the cost of 
the SiGe HBT BiCMOS process is much lower than the III-V process, which leads to less 
expensive integrated circuits. 
  Since cost is an important factor to consider in system designs, more MMICs are 
designed based on CMOS process. However, for noise performance, the SiGe HBT 
technology definitely has a huge advantage over the CMOS technology. For instance, the 
1/f noise and the thermal noise of CMOS are significantly higher than SiGe HBT. In 
order to compensate for the noise degradation in CMOS technology, very large devices 
and large operating current are usually required. Thus, given the same RF performance, 
SiGe HBT consumes much less power and is smaller in size, which is desirable for many 
modern communication systems. As shown in Figure 12, given the same device size, 
SiGe HBT BiCMOS technology has achieved a fT higher (2.2 x) than CMOS technology, 
and given the same fT performance, the cost of SiGe HBT BiCMOS technology is lower 
(0.5 x) than CMOS technology [23]. Considering all these factors, SiGe HBT BiCMOS 









1.7   Motivation  
The objective of the dissertation is to explore the possibilities of developing T/R 
modules using SiGe HBT BiCMOS technology to integrate with LCP package for the 
next-generation phased-array radar system. The T/R module requirements are low power, 
compact, lightweight, low cost, high performance, and high reliability.  All these 
requirements have provided a very strong motivation for developing fully monolithic T/R 
modules packaging in the LCP substrate, thus achieving superior performance in the T/R 
modules.   
1.8   Organization and Contributions of the Dissertation  
 The dissertation contributes to the designs of RF front-ends in radar systems and 
discusses issues of RF packaging for SiGe MMICs in T/R modules.   
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Chapter II presents the design of an X-band SiGe power amplifier (PA) for 
monolithically integrated phased-array T/R modules. The SiGe PA was implemented in a 
130 nm SiGe BiCMOS technology and the total die area including the bond pads is 0.59 
x 0.94 mm
2
. At 9.5 GHz, the X-band PA has a gain of 15.4 dB, output-referred 1-dB 
compression point (P1dB) is 16 dBm, output saturation power (Psat) is 19 dBm, and 
maximum power-added efficiency (PAE) is 18.5%.  
Chapter III (also submitted for reviews in [1]) presents a low-loss and low-noise 
tunable, monolithic X-band active bandpass filter (BPF) implemented in 130 nm SiGe 
BiCMOS process technology (IBM 8HP). The filter occupies 1.85 x 0.70 mm
2
 (including 
bondpads) and consumes a dc power of 2.75 mW. When the tuning voltage is set between 
0 and 2 V, the tunable SiGe BPF has a tunable center frequency (fc) of 8.3 to 11.7 GHz, 
has an insertion loss less than 1.2 dB, and a 3-dB bandwidth between 2.2 and 3.0 GHz (a 
fractional bandwidth of 26.5%). The worst-case measured IIP3 and input P1dB are -7.1 
dBm and -13.5 dBm, respectively at 8.3 GHz. The measured noise figure of the filter is 
3.66 dB. The filter S-parameters were measured across temperatures ranging from 90 to 
398K. At cryogenic temperature (90 K), the filter bandpass gain shows an improvement 
of more than 1 dB. At high temperature (398 K), the degradation in the bandpass gain is 
less than 2.7 dB.  
Chapter IV (also published in [2]) presents the extraction of a lumped element, 
equivalent circuit model for via interconnections in 3-D packages using a single via 
structure with embedded capacitor. The model of a single via was extracted based upon 
the EM simulations of a test structure, in which the via was landed at an internal 
capacitance layer within the multi-layer LCP or printed circuit board (PCB) substrate. 
The objective for the single via modeling is to realize a simplified model that can be used 
for circuit simulation. 
  Chapter V (also published in [3]) presents de-embedding transmission lines using 
a full-wave EM-simulated pad model. A novel de-embedding method using a full-wave 
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EM simulated pad model is proposed to de-embed the pad parasitics from the test 
structure at high frequencies. The conventional de-embedding methods using the “open-
short” approach and “symmetrical-line” approach are prone to error at high frequencies, 
while the EM-simulated-pad de-embedding method presented here shows improved 
accuracy and good agreement with the EM simulations result up to 67 GHz. 
Chapter VI (also submitted for review in [4]) presents a low-power and low-
voltage X-band SiGe HBT LNA. The power consumption of LNA in RF front-ends is a 
crucial design consideration in most wireless systems. In this dissertation, an ultra-low-
power and low-voltage LNA is implemented in a 200 nm, 150 GHz peak fT SiGe HBT 
BiCMOS process technology. For the first time, the performance of the LNA is measured 
both with the SiGe HBT biased in the conventional forward-active (FA) mode, as well as 
with the SiGe HBT biased in the weak-saturation (WS) mode, and the results are 
compared. In the WS mode, the LNA delivers a gain of 8.5 dB at 10 GHz with a noise 
figure (NF) of 3.1 dB, while consuming only 0.5 mW dc power, yielding a gain per dc 
power consumption figure-of-merit (FOM) of 17 dB/mW.  
Chapter VII (also accepted in [5]) presents an X-band to Ka-band SPDT switch 
using 200 nm SiGe HBTs. The SPDT switch was fabricated using a 200 nm, 150 GHz 
peak fT SiGe HBT BiCMOS process technology. The SPDT switch design used diode-
connected SiGe HBTs in a series-shunt configuration to improve the switch bandwidth 
and isolation. Between 8 and 40 GHz, this SPDT switch achieves an insertion loss of less 
than 4.3 dB, an isolation of more than 20.3 dB, and a return loss of more than 9 dB.  
Chapter VIII (also submitted for review in [6]) presents the packaging effects of 
multiple X-band SiGe LNAs embedded in an organic LCP Substrate. Interconnects in RF 
packages have a strong tendency to deteriorate RF performance, especially in high- 
frequency systems. In the dissertation, comparison is made between the wirebonded and 
embedded flip-chip packages. X-band SiGe LNAs are used to evaluate the performance 
of these interconnects. Measured results show that the embedded flip-chip packages have 
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better RF performance than the wirebonded packages for X-band applications. At 9.5 
GHz, the flip-chip interconnects contribute only 0.4 dB of insertion loss, while the 
wirebond interconnects contribute 2.2 dB of insertion loss. The flip-chip and wirebond 
interconnects are modeled and validated against measured results from 8 to 20 GHz. For 
the first time, multiple die are put together in a single LCP package to compare the 
package effects and to demonstrate the feasibility of embedding multiple dies within a 
single package for highly integrated solutions.  
Lastly, chapter IX concludes the dissertation with a discussion on possible future 
work. Figure 11 shows the block diagram of a T/R module, which outlines the research 
work from this dissertation. In addition, an MS thesis was completed in 2009 prior to this 




Figure 13: Block level of a T/R module depicting the outline of the research work    
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CHAPTER II  
CASCODE X-BAND SIGE POWER AMPLIFIER 
2.1   Introduction 
 As the speed of SiGe HBT increases, the breakdown voltage of the SiGe HBT 
inevitably decreases.  The lack of available breakdown voltage makes it difficult to 
achieve a high output power in PA design.  The voltage swing of a SiGe amplifier can be 
increased by using a cascode configuration [25].  
Figure 14 shows the small-signal equivalent circuit for the transistors Q1 and Q2 
in a cascode configuration.   
The output resistance looking into the collector of Q1 is given by  
,                                                           (7)                                                   
and the input resistance looking into the emitter of Q2 is  
 .                                                (8) 










RRgA  .                                            (9)                                        


























rR  .                                            (10) 
Since gm2ro1 >> β2 and β2>>1, equation (10) can be simplified to  
 





















  22oo rR  .                                                          (11) 
The total transconductance of the cascode structure is given by    
1mm gG  .                                                            (12)  
Thus, from (11) and (12), the total voltage gain Av for the cascode structure can be 
expressed as  
221 omomv rgRGA  .                                                (13) 
Through (13), it can be shown that the magnitude of the maximum available voltage gain 
of a cascode pair is higher by a factor β2 than for the case of a single transistor. In 
addition, the cascode configuration helps to minimize the Miller effect and improves the 








2.2   Measurement Results 
In this work, an X-band PA was fabricated using 130 nm SiGe HBT BiCMOS 
technology (IBM 8HP). The X-band PA used a cascode configuration as shown in Figure 
15. The transistors in the PA were biased at a current density based on the peak fmax 
condition. The PA input impedance was matched at the S11 conjugate for maximum gain 
condition. The PA output impedance was matched using the load-pull technique for 
maximum output power (Pout) [26]. The matching networks were implemented using the 
resistor-inductor-capacitor (RLC) elements. The device sizes for the cascode PA are 
described in Table 2. 
The PA was measured on-wafer using ground-signal-ground (GSG) coplanar 
microwave probes. Agilent E8361C Vector Network Analyzer (VNA) was used for the 
S-parameter measurements and calibrated through the thru-reflect-line (TRL) standard to 











Table 2: Device sizes for the X-band PA. 
 
Parameter Device Sizes 
Lc 799.14 pH 
Lb 880.62 pH 
Le 55 pH 
Rc 800 Ω 
Cb 242.40 fF 
Cc 299.95 fF 
Q1 (High-speed) 0.12 x 6 x 4 µm 




Figure 16 shows the photomicrograph of the PA die. The total die area including 
the bond pads is 590 x 940 µm
2
. The PA operates at VCC = 5 V, VBU = 1.9 V, and VB = 
0.85 V. The total power dissipation for the small-signal gain is about 35 mW. Figure 17 
shows the measured S-parameters of the X-band SiGe PA.  At 9.5 GHz, the PA achieves 
a gain of 15.4 dB and return loss of more than 5 dB.   
The output third-order intercept point (OIP3) and the output-referred 1-dB gain 
compression point (P1dB) are measured to evaluate the linearity of the PA. Figure 18 plots 
the measured OIP3 for a two-tone test.  The extrapolated OIP3 is 25.7 dBm, with the 
fundamental frequency set at 9.5 GHz and frequency spacing for the two-tone set at 8 
MHz.  At 9.5 GHz, the PA has an output P1dB of 16 dBm, an output Psat of 19 dBm, and a 








































 Table 3 shows a comparison of the PA with other SiGe PAs. Two figure-of-merits 
(FOMs), FOM1 and FOM2, are used to benchmark the X-band PA as listed in Table 3.  
















  .                                      (15) 
The FOM1 normalizes the Psat with respect to the size of the die [27], while FOM2 takes 
the PA gain into account. As shown in Table 3, the PA presents in this dissertation has 
the highest FOM2 as compared to other SiGe PAs.   
2.3   Summary 
An X-band PA was designed using 130 nm SiGe HBT BiCMOS technology. The 
X-band PA used a cascode configuration to increase the breakdown voltage so that the 
maximum output power can be achieved.  At 9.5 GHz, the X-band PA has a gain of 15.4 
dB, a return loss of more than 5 dB, an output P1dB of 16 dBm, an output Psat of 19 dBm, 

























9.5 15 19 18.5 1 0.55 144 812 
130 nm 
SiGe 
[25]+ 8.5~10.5 11 29.3 18 4 4.5 243 671 
130 nm 
SiGe 
[28] 8.4 8.7 23 12 1 0.75 266 724 
SiGe/Si 
HBT 
[29] 8.5~10.5 12.2 21.2 27.4 1 0.86 153 624 
250 nm 
SiGe 
[30] 7-18 17.5 17.5 10.1 2 0.72 78 585 
350 nm 
SiGe 
[31] 1-12 12 16 10 4 2.1 19 75.5 
250 nm 
SiGe 
+ With off-chip matching      ++ Number of stages 
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CHAPTER III  
MONOLITHIC X-BAND TUNABLE BANDPASS FILTER  
3.1   Introduction 
 A low-cost, highly integrated, single-chip RF front-end is an attractive solution 
for modern communication systems. RF filters are essential components in 
communication systems because they help to improve the sensitivity of a receiver by 
suppressing out-of-band interference. At present, most filters used at low frequencies (< 2 
GHz) are implemented using off-chip lumped elements, while at high frequencies (> 3 
GHz), planar filters are used instead [32,33]. This usually leads to a bulky filter design, 
making miniaturization difficult to realize. Much effort is required to integrate these 
filters with the rest of the RF blocks in the system. 
 With the advancement of silicon technologies, many millimeter-wave on-chip 
filters have been proposed recently [34,35,36]. For multiband receivers, on-chip tunable 
filters can be implemented to replace switched filter banks [37], in order to reduce the 
number of filters used, the cost, and the size of the system, as shown in Figure 18. SiGe 
HBT BiCMOS technology [38]  offers a highly-integrated mixed signal solution that 
enables one to integrate all of the RF blocks on a single die, resulting in system 
miniaturization, which helps to reduce the production cost, simplify the integration 
process, and improve the overall system reliability. Besides offering integration 
advantages, SiGe HBT BiCMOS technology also enables circuits requiring robust 
operation in extreme environments, such as conditions found in space or earth orbit, 








In the dissertation, a monolithic X-band active tunable bandpass filter (BPF) is 
implemented in a 130 nm SiGe BiCMOS process technology (IBM 8HP) for the first 
time. The integration capabilities offered by the SiGe HBT BiCMOS technology enable a 
SiGe filter to be integrated with a SiGe LNA, which improves the overall performance by 
minimizing the insertion loss and the NF [40,41,42,43]. Compared to the previous work, 
the active X-band tunable filter presented in this dissertation consumes a minimal dc 
power (Pdc) of 2.75 mW, has an insertion loss of less than 1.2 dB and a low NF of less 
than 3.8 dB, with the center frequency (fc) that can be tuned from 8.3 to 11.7 GHz. In 
addition, the temperature effects on the filter S-parameters are presented.  
3.2   Filter Design 
 The active tunable BPF consists of two stages: the gain stage and the filter stage.  
The gain stage consists of a SiGe LNA and the filter stage consists of a tunable BPF 
implemented at X-band using the passive components found within SiGe HBT BiCMOS 










The SiGe LNA is implemented in a single stage common-emitter (CE) 
configuration with a resistive feedback topology to broaden its bandwidth [44]. Figure 22 
shows the simulated S-parameters of the LNA. At X-band at room temperature, the SiGe 
LNA was simulated to have a gain of more than 9 dB, a return loss of more than 8 dB, 
and a NF of less than 2 dB. Table 4 shows the components used for the SiGe LNA. 
 The filter [45] is based on two tank circuits coupled by one inductor, L3. The 
input and output tank circuits consist of inductors L2, L4, and a varactor, Cv. The inductor 
L1 is mainly used to match the filter to 50 Ω. The resistor R1 is used as a RF choke. A dc 
voltage (Vtune) is used to vary the varactor capacitance for tuning the filter center 
frequency (fc). The simulation results shows that the varactor capacitance decreases with 















Table 4: Components for the SiGe LNA. 
 
Component Value 
Lb (nH) 1.37 
Lc (nH) 1 
Le (pH) 272 
R1 (kΩ) 5 
Rc (kΩ) 17 
Cb (pF) 1 
Cc (fF) 491 










 The BPF can be analyzed using the Y-∆ transformation, as shown in Figure 24. 
The π-network in the BPF consists of the following impedances, Z1, Z2, and Z3. The 
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 416 ZZZ  .                                                   (21) 
 Impedances Z5 and Z6 are then converted from the Y network into the ∆ network 
using Y-∆ transformation, where 
 217 ZZZ                                                     (22)  







































ZZ .                                 (23) 
From (23), the impedance Z8 is translated into its equivalent capacitance and inductance, 
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In Figure 24, there are three resonators, N1, N2, and N3 in the filter. At the resonant 
frequency, N2 and N3 create two transmission zeros at frequencies Flow and Fhigh, 
respectively, while N1 is used to create a bandpass response between Flow and Fhigh. The 































 .                                               (28)  
 
 Through (24) to (28), the components in the tunable BPF can be determined. 
Table 5 shows the components used for the tunable X-band filter.  
 Figure 25 shows the simulated S-parameter results of the filter stage. When Vtune 
is set from 0 to 2.0 V, the filter center frequency (fc) shifts from 8 to 11 GHz. At 














Table 5: Components for the filter stage. 
 
Component Value 
C1 (pF) 3.62 
Cv (fF) 
a 685 ~ 293 
L1 (pH) 335 
L2 (pH) 335 
L3 (pH) 976 
L4 (pH) 280 
R1(kΩ) 5 









 When the gain stage is cascaded with the filter stage, the overall bandpass gain 
improves. As shown in Figure 26, the simulated results show that the filter bandpass gain 















3.3   Measurement Results 
 The filter was fabricated using a 130 nm, seven-metal-layer, commercial- 
available, SiGe HBT BiCMOS process technology (IBM 8HP). Including the bondpads, 
the size of the filter is 1.85 x 0.70 mm
2
 in size. S-parameter measurements were 
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performed using an Agilent E8363B Vector Network Analyzer (VNA) with the Thru-
Reflect-Line (TRL) calibration from 5 to 20 GHz.  Figure 27 shows the photomicrograph 
of the active tunable SiGe filter.  
 The filter was designed to operate with a supply voltage as low as Vcc = 1.0 V and 
Ic = 2.75 mA, yielding a total power dissipation of 2.75 mW. Figure 28 shows the 
measured S-parameter results of the filter. The filter has an insertion loss of less than 1.2 
dB. The filter tunes is at 8.3 and 11.7 GHz when Vtune is set at 0 and 2 V, respectively 
(41% tuning ability). The measured S-parameter results of the filter are tabulated in Table 
6.  
 The discrepancies between the simulated and measured results can be attributed to 
the inaccuracies in the design kit varactor model. In addition, on the layout, metal-fills 
were placed closer to the inductors than intended. This may reduce the actual inductances 
on die and affect the 50 Ω impedance match [46]. As the frequency increases, the Q-
factors of the inductors decrease and widen the filter bandwidth.   
 The NF was measured using the noise figure measurement personality in an 
Agilent E4446A Spectrum Analyzer. Figure 29 shows the simulated and measured NF. 
The average noise figure is about 3.66 dB across X-band. The difference between the 
simulated and the measured NF is because of the degradation in the measured S21, which 













Table 6: S-parameter results of the filter at 300 K. 
 
Vtune 0 V 2 V 
fc (GHz) 8 11 
S21 (dB) -1.2 -0.1 
S11 (dB) -5.2 -12 
S22 (dB) -6 -8.4 
3-dB BW (GHz) 2.0 3.0 
Fractional BW (%) 25 27 









 As the RF input signal increases, the varactor capacitance begins to vary, causing 
the filter response to become increasingly nonlinear. A two-tone, third-order interception 
point (IIP3) measurement was performed on the filter using the Agilent E4446A 
Spectrum Analyzer. Two tones with the same amplitude were applied to the filter at the 
frequencies 8.300 GHz and 8.308 GHz. The worst-case IIP3 occurs when the Vtune is set 
at 0 V, because the varactor has a higher rate of change in its capacitance at lower Vtune. 
The worst-case measured IIP3 of the filter is -7.1 dBm, as shown in Figure 30. The worst-
case measured input-referred 1-dB compression point (P1dB) of the filter is about -13.5 





















3.4   Temperature Effects  
 The filter was measured across temperatures ranging from 90 K to 398 K. For the 
cryogenic measurement (90 K), the filter was measured using a custom on-wafer 
cryogenic probe station.  Figure 32 shows the measured S-parameters of the filter at 
cryogenic temperature. The filter has an insertion loss of less than 0.2 dB. The filter fc is 
at 9.1 and 12 GHz when Vtune is set at 0 and 2 V, respectively (31.9% tuning ability). The 
high temperature measurement (398 K) was performed using a Temptronic digitally 
controlled hot chuck. Figure 33 shows the measured S-parameters of the filter at high 
temperature. The filter has an insertion loss of less than 3.5 dB. The filter fc is at 7.8 and 
11.2 GHz when Vtune is set at 0 and 2 V, respectively (43.6% tuning ability). Table 7 
summarizes the measured S-parameter results of the filter across temperatures.  
 The filter S21 changes with the temperatures. At 90 K, the filter response improves 
by more than 1 dB and at 398 K, the filter response degrades by less than 2.7 dB. The 
changes in S21 response are the results of the temperature-induced changes in the SiGe 
HBT used in the LNA. At lower temperatures, the SiGe HBT has much higher current 
gain [47], while at higher temperatures, the SiGe HBT has a decreased current gain [48]. 
 In addition, the filter fc increases as the temperature decreases. As shown in 
Figure 23, the varactor capacitance decreases as the temperature decreases. At lower 
temperatures, the varactor capacitances resonate with the inductors at higher frequencies, 
which shift the fc to higher frequencies, and vice versa at higher temperatures. At 90 K, 
the fc increases by less than 0.8 GHz and at 398 K, the fc decreases by less than 0.5 GHz. 
The frequency shift in the fc can be offset by applying a lower Vtune at the lower 
temperature and vice versa at the higher temperature, since the filter response can be 













































Table 7: S-parameter results across temperatures.  
 
Temperature (K) 90     398 
Vtune (V) 0 2   
0 2 
fc (GHz) 9.1 12   
7.8 11.2 
S21 (dB) -0.2 1   
-3.5 -3.2 
S11 (dB) -6.4 -14.2   
-4.3 -13.7 
S22 (dB) -6.4 -10.8   
-5.3 -9.8 
3-dB BW (GHz) 2.3 2.9 
  
2.2 3.1 
Fractional BW (%) 25.3 24.2 
  
28.2 27.7 
              BW - Bandwidth 
 
   
3.4   Benchmarking  
 Table 8 shows a comparison between different active on-chip filters and the 
present work. Two figures-of-merits, FOM1 and FOM2, are used to benchmark the filters 












 ,                                     (29) 
where Qfilter is the ratio of the fc and the 3-dB bandwidth, S21 is the filter bandpass gain in 
absolute, Pdc is the dc power consumption expressed in milliwatts, and NF is the noise 
figure in absolute. This figure-of-merit favors filters with low insertion loss and high 
Qfilter with respect to the Pdc and NF. 












 ,                     (30) 
where the fc and power handling (P1dB) of the filter are also taken into consideration 






TABLE 8: Comparison between other active filters. 
 


















) 1.29 0.53 1.21 0.13
+ 1.08 1.00 0.07+ 
fc
++
 (GHz) 11.7 3.84 2.03 22.7 6.02 21.5 1 
Gain (dB) -0.5 12 0 0.0 -2.2 -2 -2 
P1dB (dBm) -11.0 -18.0 -6.6 -7.65 -15.2 -19 2 
Pdc (mW) 2.75 10.8 17 3.3 5.4 50.0 16 
NF (dB) 3.66 20 15 14 11.4 17 5.5 
Tuning Range 
(GHz) 
3.4 1.9 0.06 0
+++ 0+++ 2 0.9 
3-dB 
Bandwidth (%) 
27.2 0.94 6.5 7.4 18.94 4.2 3.5 
FOM1 (mW
-1
) 0.56 0.39 0.03 0.16 0.06 0.01 0.4 
FOM2 (GHz) 0.52 0.02 0.01 0.64 0.01 0.02 0.63 
+ without bondpads; ++ Maximum fc; +++ Non-tunable  
 
 
 Through Table 8, the filter presented in this work is shown to achieve the highest 
published FOM1. The filter uses the least Pdc, has a wide tuning range, and has the 
lowest NF, as compared to the other filters. 
3.5   Summary  
 This dissertation has demonstrated an X-band tunable active BPF implemented in 
a SiGe HBT BiCMOS technology. The filter uses low Pdc of 2.75 mW, has an insertion 
loss of less than 1.2 dB, a low NF of less than 3.8 dB, and a wide tuning range from 8.3 
to 11.7 GHz. S-parameters were measured from 90 to 398 K. The filter has a better 
insertion loss performance at lower temperature. As compared to room temperature 
measurements, the filter bandpass gain improves by more than 1 dB at 90 K and degrades 
by less than 2.7 dB at 398 K. This work has demonstrated that the SiGe HBT BiCMOS 
technology has the potential to develop highly integrated tunable filters that can lead to 





CHAPTER IV  
EXTRACTION OF EQUIVALENT CIRCUIT MODEL FOR VIA 
INTERCONNECTION  
4.1   Introduction 
 There is a continual driving force for a low cost packaging solution that can lead 
to higher system functionality with reduced overall size and weight. Conventional 
packages which use ribbon or wire bonding [15] as interconnections tend to introduce 
larger parasitic which in turn degrade the system performance, particularly at higher 
frequencies [16]. Therefore, these structures do not provide an efficient packaging 
solution for many high-speed electronic systems.  
 Novel organic materials such as LCP have been used for MMIC packaging 
because of its excellent high-frequency electrical properties, including low dielectric 
constant and low loss tangent [54]. LCP can be used as a dielectric material to de-embed 
the MMIC with the interconnecting vias replacing the ribbon and wire bond in the 
package [55]. This packaging approach offers lower parasitic interconnects and 
potentially enables the 3-D System-on-Package integration as depicted in Figure 34.  
Photo-micrograph of an X-band SiGe low noise amplifier (LNA) die is shown in Figure 
324.  The vias in the LCP serve as Z-interconnects to the LNA bond pads, as shown in 
Figure 34b where a 2 mil LCP layer is bonded to the LNA and vias were drilled through 
the LCP to land on the bond pads in the LNA. Figure 34c shows the cross-sectional view 
of an all LCP 3-D package with the embedded LNA. The details of the design and 
measured results of the LCP-packaged SiGe LNA can be found in [55].  
 Clearly, modeling of the via interconnection in 3-D packaging scheme is an 
important issue to address in the overall package design, as it is used to route among 
 45 
active and passive components which are embedded inside the multi-layer circuit board. 
One way to model the via interconnections is to perform a full-wave EM simulation for 
the package. However, this is time consuming and increases the design complexity.  
Hence, it is highly desirable to implement an equivalent circuit model for the via to be 
used in the circuit simulations.     
 
 










Figure 34: (a) Photograph of an X-band SiGe LNA die, (b) top view of the package on the SiGe LNA, 





Many test structures have been reported to extract the electrical equivalent circuit 
of via interconnections. Very often, such test structures need at least two sets of via 
interconnections in which the S-parameter matrix for a single via is extracted from the S-
parameter matrix of the entire structure, under the assumption that the two sets of via are 
identical [56,57,58]. In this dissertation, a single via structure consists of embedded 
capacitors in a multi-layer PCB is used to extract the via parasitic model [59]. The 
approach of using a single via structure with embedded capacitors to extract the via 
parasitics is straightforward, as the EM simulation for a single via takes shorter time to 
run and minimal effort is required to design the embedded capacitors which can be 
fabricated using standard PCB process. 
  A single via interconnect model has been reported by Madou and Martenes [59] 
in a multi-layer PCB platform.  However, the authors used 100 micron thick organic PCB 
layer with a dielectric constant of 6.5, yielding a capacitance density of 0.08 nF/cm
2
.  The 
measurement range was 300 KHz to 4 GHz.  In contrast, the embedded capacitance layer 
in this study is relatively thin (16 micron) with a much higher capacitance density of 1.1 
nF/cm
2
.  Moreover, the frequency domain in our study is up to 12 GHz, which would 
conceivably surpass the self resonance frequencies of PCB compatible capacitors.  For 
decoupling applications, a higher capacitance density is more desirable.     
4.2   Modeling using Multi-Layer LCP Test Structure  
A shunt capacitor to ground was formed by depositing a layer of 0.05 μm alumina 
on the ground plane with a layer of 3 μm thick copper on the top surface of the alumina. 
The capacitor was then laminated with LCP and a diameter 100 μm via hole was drilled 
in the LCP to expose the top copper layer of the capacitor.  Metallization layers were then 
deposited on the via and transmission lines were patterned on the top of the LCP with the 
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via hole places at the center. Figure 35 shows the cross-sectional view of the via test 
structure.  
Figure 36 shows the 3-D view of the test structure, which consists of a coplanar 
waveguide (CPW) transmission line with the signal line width of 108 μm and ground 
spacing of 62 μm. The via diameter for the test structure is 100 μm. The capacitance (C) 
for the test structure can be determined by the thickness and the radius of the alumina 





  .                                                       (31)  
 
The dielectric constant (εr) of the alumina is 9.9, the dielectric permittivity (εo) is 
8.85x10
-12
 F/m. The top electrode has a radius of 150 μm and the capacitance is 
calculated to be 125 pF.  
For a via of 2 mil height and 100 μm diameter, the ideal S21 response is shown in 
Figure 37.  However, the via is not an ideal interconnect and in reality, the capacitor 
resonates with the via parasitics. Actual response of the test structure is also shown in 
Figure 37.  The difference between the actual and ideal result becomes larger at higher 


























4.3   Parasitic Extraction 
Using HFSS 3-D EM simulation, the two-port S-parameters of the single-via 
structure were extracted and translated into an equivalent π-circuit model, as shown in 
Figure 38. Z11-Z12 represents the CPW line. Z12 represents the impedance which is caused 
by the via parasitics and the capacitor. Since the capacitance is known, the impedance of 
the via parasitics can be solved to derive the lump elements for the via model.  










  .                                       (32) 
Figure 39 shows the equivalent circuit model, which represents Z12. R represents the 
parasitic resistance of the via, L represents the parasitic inductance of the via, and Cg 
represents the coupling between the via and the surrounding ground plane.   
As the impedance Z12 is a complex number, the real and imaginary term are given 

























































































  .                     (34) 
 Through (33) and (34), the lumped-element values, R, L, and Cg, of the via model 
can be determined.  EM simulations had been performed for the test structure for 
different via heights.  Table 9 summarizes the parasitics with the via height. Figure 40 


















Table 9: Via parasitics for different via heights. 
 
Via Height (mil) R (Ω) L (pH) Cg (fF) 
2 0 3.47 0 
3 0 8.33 1.2 
4 0.001 14.8 5 
6 0.004 32.1 8 
8 0.006 48.9 10 





Based on Figure 40, the relationship between the via parasitics and the via height 
can be approximately expressed as 
0028.00011.0  HR ,                                                 (35) 
082.150027.8  HL ,                                                 (36) 
and  
4126.25405.1  HCg .                                                 (37) 
where R is in Ω, L is in pH, Cg is in fF, and H is in mil. Using (35)-(37), the values of the 
parasitic components of the via can be estimated. 
4.4   Model and EM Simulation Verification 
In HFSS 3-D EM simulations, a CPW line was connected to another CPW line 
through the via interconnect, as shown in Figure 41. For the model simulations, the 
equivalent circuit model for the via was extracted based on the EM simulated results of 
the single-via test structure. This model was then used for circuit simulation in ADS. 
Figure 42 shows the circuit simulation using the model. Figure 43 shows the EM and the 

















































Figure 43: EM and Model simulations for 2, 6, and 10 mil via heights: (a) magnitude of S21 in dB, (b) 
magnitude of S11 in dB, and (c) phase of S21 in degree.  
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Through the comparisons in Figure 43, the via interconnect model gives a good 
agreement with EM simulation results. However, the model simulations take much 
shorter time to complete as compared with the EM simulations.  
4.5   Verification of Simulation with Measurement using a PCB Multi-Layer Test 
Structure 
Figure 44 shows the cross-section of a multi-layer printed circuit board with 
embedded capacitance layer.  The dielectric constant of the capacitance layer is 26 (at 1 
GHz) and the thickness is 16 microns. The cross-section view of the embedded 
capacitance layer sandwiched in between two 35 micron thick metal layers is shown in 












Figure 45: Cross-section view of the embedded 16 micron thick capacitance layer. 
Capacitance Layer 
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The top view of the board layout with different geometries and sizes of the 
capacitors at an internal layer is shown in Figure 46.  Circular capacitor electrodes of five 
different diameters (C1 through C5) resulting in a capacitance of 1.42, 7.1, 14.2, 71, and 
142 pF, were fabricated using the concept of distributed capacitance. Photomicrograph of 
the fabricated capacitors is shown in Figure 47. Details of the fabrication and S-parameter 






Figure 46: Top view of the multi-layer double-sided PCB board. The red circles in a row marked by 






















The measured S-parameter data for the five circular capacitors are shown in 
Figure 48. After the parasitic model of the via was extracted, in the model simulation,  
the via resistance was assumed to be 0.1 Ω, the via inductance was assumed to be 5 pH, 
and the via capacitance due to the coupling between the via and the top metal of the 
capacitor was assumed to be 7 pF.  The model simulation results are shown in Figure 49.  
The model simulations show good agreement with the measurement results.   
4.6   Summary 
The modeling results of via interconnections on organic substrates are presented. 
The S-parameter matrix which is extracted from EM simulation of a single via structure 
can be used to derive the equivalent electrical circuit model for the via interconnection. 
The lumped-element model can be used to replace the EM simulations, especially for 
circuits that have many via interconnection. This approach helps to reduce the complexity 
and time taken for the EM simulation. The model simulation results of the embedded 















Figure 49: Model-simulated S-parameter results of the embedded shunt capacitances. 
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CHAPTER V  
DE-EMBEDDING TRANSMISSION LINES USING A FULL-WAVE 
EM-SIMULATED PAD MODEL 
 5.1   Introduction 
With increasing demand in functionality and performance in wireless devices, 
applications are increasingly moving towards SOC approaches.  In SOCs, there are many 
different components integrated on a single chip and therefore, transmission lines play a 
very important role in determining the overall system performance. In addition, as device 
technologies continue to evolve, applications are pushing towards increasingly higher 
frequencies, wavelengths are getting smaller than the physical size of on-die components, 
and the transmission lines have to adopt particular geometries to ensure signal integrity.   
Clearly, most RF/microwave test structures come with probing pads. As the 
frequency increases, the parasitics from the probing pads themselves will impact the 
performance of the transmission lines [61]. Hence, an accurate method to de-embed the 
pads in order to extract the data of the transmission line in question is required.  Most pad 
de-embedding methods work well at low frequencies, but as the frequency increases, 
there are EM phenomena such as distributive effects, couplings of EM field lines, and 
skin effect, all of which make it difficult to accurately de-embed the pads. In this 
dissertation, EM simulations are used to model the probing pads since the EM software is 
able to capture most of the needed EM phenomena. Once the model is well-defined, 
using the ABCD matrices, the parameters of the transmission line can be easily extracted 
from the test structure.  To validate the proposed de-embedding method, the de-
embedded S-parameter results were compared with the results from the full EM 
simulation of a transmission line without the probing pads. 
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5.2   Pad De-Embedding Method   
Figure 50 shows the photomicrograph of an on-chip microstrip line fabricated on 
a six-metal layer SiGe BiCMOS process (Jazz SBC-18). The transmission line is 500 μm 
in length, excluding the probing pads. The RF probes used for measuring the 
transmission lines were GGB Industries Model 67A GSG coplanar microwave probes. 
The calibration was performed with a probe-level short-open-load-thru (SOLT) standard 
on a GGB Industries CS-5 calibration substrate to account for any cable losses. The S-
parameters of the transmission lines were measured using an Agilent E8361C VNA from 
1 to 67 GHz. Measurements were performed on three separate dies to ensure consistency 
in the measured results. 
The measured results, however, clearly do not reflect the actual performance of 
the transmission lines, as the probing pads contain parasitics, which could affect the 
transmission line performance, especially at high frequencies. Therefore, it is necessary 
to properly de-embed the pad parasitics from the measurement data.  
 There are many de-embedding methods. One of the most common techniques is 
the “open-short” approach [62], which is given as 
  111 )()(   openshortopenmeasureddut YYYYY ,                                  (38)  
where Yopen and Yshort are the two-port admittance parameters measured on a “open” test 
structure and a “short” test structure. The Ymeasured is the measured two-port admittance of 
the device and Ydut is the de-embedded Y-parameters of the transmission line. Figure 51 
shows the “open” and “short” test structures for de-embedding the pads. 
Another common de-embedding technique is the symmetrical-line method [63], in 
which two transmission lines of different lengths are used, as shown in Figure 52. The 
shorter line is a “through” line while the longer line is the actual transmission line to be 
measured. Here, the through line is first measured to extract the ABCD matrix of the pad, 
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 However, both of these methods have their disadvantages. The “open-short” 
method starts to lose it accuracy at higher frequencies, as the parasitics become more 
distributive [19].  For the symmetrical-line method, the S-parameter matrix of a single 
pad is always assumed to be symmetrical. However, in most cases, the S11 and S22 of a 
single pad are different, as in (41) 
   2211 SS                                                        (41) 
and hence in Figure 53, 
    RightiiLeftii SS __                                              (42) 
where i  = 1 or 2.  
Therefore, the symmetrical-line approach is prone to error as the difference 










 In this dissertation, commercially-available full-wave EM software was used to 
solve for the pad S-parameter matrices [64]. After which, the pads were then de-
embedded from the measured data. Although running an EM simulation may be time 
consuming, it has proven to be a very reliable tool for extracting parasitic effect that 
could impact the circuit performance at high frequencies [65].  In the EM simulations 
used here, the dielectric constant of the oxide layer was varied to match the measured 
data. Figure 54 shows an EM-simulated structure of the on-chip microstrip line with 
bondpads. A comparison of S-parameter results between the EM simulated and measured 


















From Figure 55, it can be shown that the S-parameter results of the EM-simulated 
structure agree with the measured data.  With the assumption that the EM model was 
accurate, an EM simulation was done on a single pad, as shown in Figure 56. In this case, 









As shown in Figure 57, the EM-simulated results show that the magnitudes of S11 
and S22 have a difference of about 5 dB. Hence, using the symmetrical-line method will 
likely lead to significant errors.  
The relationships between the left and right pad are expressed as follows:  
rightjileftij SS __                                                 (43) 
and 
rightjjleftii SS __   ,                                             (44) 










The S-parameter matrices for the pads are converted into ABCD matrices [66]. 
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To verify the present method of EM-simulated-pad de-embedding, the on-chip 
microstrip was simulated in HFSS without its pads, as shown in Figure 58. Comparisons 
were made between the different de-embedding methods and the results are shown in 
Figure 59.  In Figure 59, all of the de-embedding methods have the similar S-parameter 
response below 10 GHz. However, beyond 10 GHz, the open-short de-embedding 
method and the symmetrical-line de-embedding method begin to lose their accuracies. On 
the other hand, the S-parameter result which is extracted from the EM-simulated-pad de-
embedding method is still able to maintain a close agreement with the EM-simulated S-




























Figure 59: Comparison of the S-parameters by various de-embedding methods: (a) magnitude of S11 





From the de-embedded ABCD matrix in (49), the propagation constant (γ) and the 



























,                                  (50) 
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A)(cosh 1






  ,                                                   (52) 
where l is the physical length of the microstrip. 
 In the EM simulations, the characteristic impedance for the EM structure can be 
calculated with HFSS software using the wave-port excitation mode.  The characteristic 
impedances for the various de-embedding methods were calculated via (52). In Figure 60, 
the characteristic impedances from different de-embedding methods were extracted and 
compared with the calculated characteristic impedance. It can be shown that the 
characteristic impedance from the EM-simulated-pad de-embedding method has the 
closest match with the calculated characteristic impedance.   
 Comparing the different approaches of de-embedding transmission lines, as 
shown in Figures 59 and 60, the EM-simulated-pad de-embedding technique gives the 
best match to data up to 67 GHz.   Both the “open-short” and the symmetrical-line de-
embedding methods begin to lose their accuracies at above 20 GHz. Therefore, the EM-





Figure 60: Comparison of characteristic impedances by various de-embedding methods. 
   
 
 
5.3   Summary 
A new method to de-embed the probing pads in test structures is presented. This 
method uses EM simulations to extract the pad parasitics. Using the EM models, the 
ABCD matrices of the pads can be de-embedded from the test structures to extract the 
measured data. Different de-embedding methods were used and compared with the EM 
simulated results. The EM-simulated-pad de-embedding method proved to be most 
accurate and shows good agreement up to 67 GHz. 
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 CHAPTER VI 
LOW-POWER AND LOW-VOLTAGE X-BAND SIGE HBT LOW-
NOISE AMPLIFIER  
6.1   Introduction 
Low-power consumption is one of the main drivers for many defense and 
commercial wireless applications. Every wireless communication system consists of a 
signal transmitter and a signal receiver. The LNA is a key component of the receiver. Its 
role is to amplify the incoming signal while minimizing distortion and added noise. Since 
most receivers are hand-held or battery-operated devices, power consumption is a key 
factor to consider when designing an LNA. In addition, low power operation must be 
achieved without compromising gain or noise figure.  
  The cascode configuration has been a popular topology for designing high 
performance LNAs [67,68,69]. The cascode structure reduces the unwanted Miller-
capacitance effects.  However, since two transistors are stacked on top of each other, the 
cascode topology requires a higher supply voltage (> 1.0 V), which makes it unsuitable 
for low-voltage applications [70].  
For applications requiring very low supply voltages, the common-emitter (CE) 
topology is typically utilized. Ultra-low-power LNAs [71,72,73,74,75] that use less than 
2 mW of dc power have been recently reported. However, these LNAs usually suffer 
from high NF (> 3.5 dB) and operate at lower frequencies (< 5.5 GHz). Decreasing 
power and increasing operating frequency tend to degrade both the noise and gain 
performance. Thus, the design of a low-power X-band LNA is very challenging. 
Recently, it has been shown that a weakly saturated SiGe HBT can enable low-voltage 
RF front-end design [76]. An X-band LNA design based on this intentional saturation 
principle has been presented [77]. Although the LNA supply voltage was as low as 1.0 V, 
its dc power consumption was still more than 2 mW.   
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The present work investigates the design of an X-band LNA using a 200 nm, 150 
GHz peak fT SiGe HBT BiCMOS process technology (Jazz SBC-18). The LNA is 
optimized for low-supply voltage (< 1.0 V) and low-power consumption (< 2 mW), at 10 
GHz. For the first time, the SiGe LNA is biased in both the forward-active (FA) and 
weak-saturation (WS) modes and compared on their principal figures-of-merits (FOMs) 
in a head-to-head fashion. The measured results show that by driving the SiGe LNA in 
the WS mode, the dc power consumption of the LNA can be reduced without any major 
deterioration of the gain and noise performance. Given the same power consumption, the 
SiGe LNA in WS mode has a higher gain and a higher input-referred 1-dB compression 
point (P1dB) than in the FA mode. In WS mode, when the collector voltage (Vcc) and 
collector current (Ic) are set at 0.5 V and 1 mA, respectively, the SiGe LNA achieves a 
gain of more than 8.5 dB and NF of 3.1 dB at 10 GHz. This yields a gain per dc power 
consumption FOM of 17 dB/mW.  To the best of our knowledge, this is by far the highest 
reported to date for X-band SiGe LNAs.  
6.2   Circuit Design 
6.2.1   Noise Analysis  
The proposed low-power SiGe HBT LNA uses a CE configuration that offers the 
best compromise between the NF and the power gain[19]. The noise factor (F) of a two-









FF  ,                                             (53) 
where Gs is the real part of Ys, Fmin is the minimum noise factor, Rn is the noise 
resistance, and Yopt is the optimum admittance of the system.  The NF is related to F 
through the following expression,   
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FNF log10 .                                                    (54) 
The small-signal noise model of a SiGe HBT is shown in Figure 61, where rb is 
the base resistance, rπ is the base-emitter resistance, Cbe is the base-emitter junction 
capacitance, and Cbc is the base-collector junction capacitance. The 2bi and 
2
ci are the base 
and collector mean-square shot noise current sources in the frequency band Δf, 
fqIi bb  2
2 ,                                                     (55) 
fqIi cc  2
2 ,                                                    (56) 
where q is the electronic charge (1.60 x 10
-19
 C), Ib is the base current, and Ic is the 
collector current. The 2
bv is the mean-square thermal noise source produced by the rb,  
fkTrv bb  4
2 ,                                                     (57) 
where k is Boltzmann’s constant (1.38 x 10
-38
 J/K), and T is the absolute temperature in 
Kelvins.   
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Through (58), it can be shown that the Fmin increases (degrades) with frequency (f). In 
addition, devices with higher β, lower rb, and higher fT are preferred for low-noise 
applications. 
Assuming that the transistor is biased at a fixed collector current density (Jc), 
when the emitter stripe width (We) increases by a scaling factor of M, both gm and rb of 
the transistor are multiplied by M. From (58), the Fmin can be re-expressed to include the 





















.                                 (59) 
  According to (59), at a fixed Jc, a small We should be used to improve the Fmin. 
On the other hand, when the emitter length (Le) increases by a scaling factor N, gm is 
multiplied by N, while rb is divided by N. As a result, the scaling effect of N cancels out 
through (58). Thus, for a fixed Jc, Le has very little effect on the Fmin.  
6.2.2   Device Size Selection for Low-Power Considerations 
 To achieve a low Fmin, the present design uses the minimum allowable We of 0.2 
μm. In this case, Ic is fixed at 1 mA, with Vcc set at 1 V, so that the maximum dc power 
consumption (Pdc) of the LNA is kept at 1 mW. Both the available gain (GA) and 







J  .                                                         (60) 
Since Ic and We in (60) are kept constant, Le is scaled such that the device can operate at a 
Jc that effectively balances gain and noise performance for the LNA. The GA is the 


















 ,                                            (61) 
where Γin and Γout are the input and output reflection coefficients, respectively. Figure 62 
shows the simulations of GA and NFmin as a function of Le at 10 GHz, with Pdc = 1 mW.  
For an LNA to achieve simultaneous noise and input power matching, the 
conjugate of its input impedance (Zin*) has to be equal to the optimum source impedance 
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T 21 .                                     (65) 
Analyzing (64) and (65) reveals that by increasing Le, both real terms of Zopt and Zin* 
decrease. Figure 63 shows the value of the Real Zopt is brought closer to the Real Zin* as 
Le increases. The imaginary term of Zin* (Imag Zin*) maintains a good match with the 














For the LNA, the Le of the SiGe HBT was selected to be 7.4 μm in length. At this 
length, the GA is about 11.45 dB and the NFmin is about 1.7 dB, at 10 GHz. The Zin* is 
about 13.55 + j100 Ω and the Zopt is about 88.87 + j109 Ω. A source impedance (Zsource) 
for the LNA is selected approximately in between the Zin* and Zopt at 38.29 + j101.11 Ω. 
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This achieves a good trade-off between the gain and noise performance, as seen in Figure 
64a. In the ideal simulations (without any parasitic loss) at 10 GHz, the simulated S21 and 
NF of the SiGe LNA are about 10.5 dB and 2.1 dB, respectively, with the load impedance 
(Zload) of 51.23 - j23.67 Ω. 
6.2.3   Weak-Saturation Mode 
 When the SiGe HBT in the LNA is biased in the WS region, the emitter-base and 
collector-base junctions are forward-biased, such that 
ccbee VVV  ,                                                        (66) 
where Vee and Vb are the emitter voltage and the base voltage, respectively. Figure 64 
shows the gain and noise circles at 10 GHz on Smith charts for the SiGe LNA biased in 
the FA mode (Vcc = 1 V) and the WS mode (Vcc = 0.5 V), with Ic = 1 mA. By keeping the 
Jc constant, the Zin* and Zopt of the LNA remains nearly unchanged. 
 As shown in Figure 64b, in the WS mode, the LNA has a simulated S21 and a NF 
of about 10.5 dB and 2.1 dB, respectively, when Zsource = 38.29 + j101.11 Ω and Zload = 
56.12 - j16.97 Ω. However, between the FA and WS modes, only one Zload can be chosen, 
and in this case, the Zload of the LNA is selected to be 51.23 - j23.67 Ω. It is expected that 
the gain and the NFmin of the WS LNA will degrade slightly as a result. However, in the 
















6.3   Measurement Results 
6.3.1   Transmission Line Test Structures 
 In an RFIC, many different components are integrated on a single chip and 
therefore interconnections such as the transmission lines have a significant impact on the 
overall circuit performance. Test structures for 50 Ω transmission lines were fabricated 
and measured to compare the resultant RF performance. Two types of transmission lines 
were used for the test structures, namely the microstrip (MS) line and the co-planar 
waveguide (CPW) line. Each transmission line has a length of 500 μm excluding the 
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probing pads. Figure 65 shows the test structures for the transmission lines.  The 
transmission lines were implemented in the Jazz SBC-18 process with six metal layers 
[81,82,83]. The M6 and M5 metal layers are used for the signal lines, while the M1 metal 
layer is used for the ground plane. Table 10 shows the physical dimensions for each 









Table 10: List of transmission lines. 
 





MS1 M6 M1 17.3 - 
MS2 M5 M1 11.0 - 
CPW1 M6 M1 17.3 15.5 
CPW2 M5 M1 11.0 9.8 
 
 +
 The width of the signal line. 











Measurements were performed with an Agilent E8363B VNA from 5 to 20 GHz 
using GSG coplanar microwave probes of 150 μm wide pitch. The VNA was calibrated 
using a thru-reflect-line (TRL) standard. Figure 66 shows the measured S-parameter 
results for the transmission lines. As shown in Figure 66, all of the transmission lines 
have an insertion loss less than 0.7 dB and return loss of more than 20 dB, from 5 to 20 
GHz. Signal lines using M6 metal layer have less insertion loss and better impedance 










Figure 66: Measured S-parameters for the transmission lines: (a) magnitude of S21 in dB and (b) 
magnitude of S11 in dB. 
 81 
 At 10 GHz, MS1 and CPW1 have very similar insertion losses of 0.31 dB and 
0.30 dB respectively. However, the return loss of MS1 is 1.7 dB higher than the return 
loss of CPW1. Based on these results, the transmission lines implemented in the SiGe 
LNA followed the MS1 design to achieve a better impedance match. 
6.3.2   SiGe HBT LNA Operating under Forward-Active      
 Figure 67 shows the simplified schematic of the SiGe LNA. In the matching 
networks, the capacitances Cb (272 fF) and Cc (232 fF) act as dc blocks, the inductances 
Lb (1 nH) and Lc (1 nH) act as RF chokes, and the resistance Rc (250 Ω) stabilizes the 
LNA. The TL1 (80 µm) and TL2 (190 µm) are 50 Ω transmission lines, which are placed 
at the input and output of the SiGe LNA to minimize any potential loss in the RF signal 
due to impedance mismatch. Figure 68 shows the photomicrograph of the fabricated 
LNA die. The total die area including the bond pads is 0.75 x 0.75 mm
2
.    
 Figure 69 shows the measured and post-extraction simulated S-parameters of the 
SiGe LNA, where the Vcc = 1.0 V and Ic = 1.0 mA, yielding a total power dissipation of 
1.0 mW. In this case, the SiGe HBT is biased in the FA mode. The measurement was 
performed on-wafer using GSG coplanar microwave probes, with a TRL probe-level 
calibration to account for the cable losses. In Figure 69, the measured results show that 
the SiGe LNA has a gain of 9.0 dB at 10 GHz, and peak gain of 10 dB at 9 GHz. At 10 
GHz, the input return loss, the output return loss, and the isolation, are 5.05 dB, 13.5 dB, 
and 25.5 dB, respectively. The LNA has a good output impedance match from 8.4 to 11.4 
GHz, where the S22 is less than -10 dB. On the input side, the S11 has been compromised 
























Increasing Pdc from 1 to 2.5 mW improves the S21 of the SiGe LNA. By 
increasing Ic from 1 to 2.5 mA, with Vcc kept constant at 1 V, the S21 improves by 3.2 dB 
(9.05 to 12.25 dB) at 10 GHz. Figure 70  shows how the measured S-parameters change 
with an increase in Pdc. Changing the Jc varies the input and output impedances of the 
SiGe LNA, which affects the impedance match. At 10 GHz, the S11 degrades slightly 













Figure 70: Measured S-Parameters of the SiGe LNA with Ic sweeping from 1.0 to 2.5 mA: (a) 




6.3.3   SiGe HBT LNA Operating under Weak-Saturation   
Decreasing Vcc and Ic helps to minimize the LNA dc power consumption, since  
cccbbcccdc IVIVIVP  ,                                           (67) 
where  
 bbccc IVIV  .                                                      (68) 
As the Vcc gets lower than Vb, the SiGe HBT begins to operate in the saturation region. 
Figure 71 shows the measured S21 of the SiGe LNA as the Vcc decreases from 1.0 V to 
0.2 V, with Ic fixed at 1 mA.  
When the SiGe HBT is biased in the hard-saturation (HS) region (Vcc < 0.3 V), the 
SiGe LNA gain begins to decrease drastically. Practically, there is a minimum Vcc to bias 
the SiGe LNA so that it can provide a sufficient gain. In Figure 71, when the SiGe HBT 
in the LNA is biased at Vcc = 0.5 V in the WS mode, the LNA is still able to supply more 
than 8.5 dB of gain at 10 GHz. In comparison to the FA mode, Pdc is reduced in half and 
the gain is decreased by only 0.55 dB.   
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To understand the effects of driving the SiGe HBT in saturation, multiple bias 
conditions were investigated. Table 11 shows a list of different bias conditions for the 
SiGe LNA. To ensure valid comparisons, the same SiGe LNA die was used throughout 
the S-parameter measurements.  
Figure 72 shows the simulated output characteristics of the SiGe HBT. The 
regions where the LNA is biased are indicated on the plot. At 0.5 V, the SiGe HBT falls 
in the WS region. It is not recommended to bias the SiGe HBT below 0.5 V because there 
is a chance that with process variation, the SiGe HBT might fall into the HS region. As 










Table 11: Bias conditions of the SiGe LNA. 
 
Mode Vcc (V) Ic (mA) Pdc (mW) 
Weak-Saturation 0.5 1.0 0.5 
Weak-Saturation 0.5 2.0 1.0 








Table 12 summarizes the gain performance of the LNA for different bias 
conditions. Figure 73 shows the measured S-parameters for the SiGe LNA for different 
bias conditions.  
As shown in Table 12, given the same Pdc = 1 mW, the S21 of the SiGe LNA in 
WS mode is 2.5 dB higher than in the FA mode. Therefore, biasing the SiGe HBT in the 
WS mode helps to improve the gain while consuming the same amount of dc power.  
Figure 73b shows the measured S11 for different bias conditions. At 10 GHz, there 
is no major degradation in the measured S11 results. In the WS mode, the measured S11 at 
10 GHz is -5.0 dB and -5.1 dB, where Pdc is at 0.5 mW and 1 mW, respectively. At the 
LNA output, the return loss degrades slightly when the LNA is biased in the WS mode. 
As shown in Figure 73c, the measured S22 at 10 GHz, is -11.6 dB and -10.2 dB, when Pdc 
is at 0.5 mW and 1 mW, respectively. Figure 73d shows that the SiGe LNA has more 
than 23 dB of isolation across X-band. The worst-case isolation occurs when the SiGe 







Table 12: Gain performance of the SiGe LNA for different bias conditions. 
 
Mode S21 at 10 GHz (dB) Peak S21 (dB) 
Weak-Saturation (0.5 mW) 8.5 9.7 (at 8.7 GHz) 
Weak-Saturation (1 mW) 11.5 12.7 (at 8.7 GHz) 














        (d) 
 
Figure 73: Measured S-Parameters of the SiGe LNA at different bias conditions: (a) magnitude of S21 




6.3.4   Noise Measurement 
 The NF was measured using the noise figure measurement personality in an 
Agilent E4446A Spectrum Analyzer. Figure 74 shows the simulated NFmin, simulated 
NF, and measured NF when the LNA is biased in the FA mode at Ic = 1 mA and Vcc = 
1V. At 10 GHz, the simulated NFmin, simulated NF, and measured NF, are 2.84 dB, 2.85 
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dB, and 2.9 dB, respectively.  Figure 75 shows a comparison of the measured NF results 
based on the bias conditions in Table 11. When the SiGe LNA is biased in the WS mode, 
there is a minor degradation in the noise performance. At 10 GHz in the WS mode, the 












Figure 75: Measured NF results of the SiGe LNA at different bias conditions. 
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6.3.5   Linearity Measurement  
A two-tone, input third-order interception point (IIP3) measurement was 
performed on the SiGe LNA using the Agilent E4446A Spectrum Analyzer.  Two tones 
with the same amplitude were applied to the LNA at the frequencies 10 GHz and 10.008 
GHz. Figure 76 shows the measured IIP3 results of the LNA at different bias conditions. 
It is shown that in the FA mode, the IIP3 of the LNA improves with the increasing Ic from 
-8.0 to -0.2 dBm. On the other hand, when the LNA is biased in the WS mode, the IIP3 
degrades with the increasing Ic from -6.0 to -9.0 dBm. 
  Figure 77 shows the measured input P1dB of the SiGe LNA at 10 GHz. Both FA 
and WS operations show improvements in the P1dB with increasing Ic. The P1dB for the 
SiGe LNA is ranged from -24.3 to -21.8 dBm for the FA mode, and from -23.8 to -22.8 
dBm for the WS mode. Given the same Pdc of 1 mW, the WS mode gives a better P1dB 







Figure 76: Measured IIP3 results of the SiGe LNA at different bias conditions. 
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6.3.6   Stability 
Stability is one of the most important requirements in amplifier design. An LNA 
that uses a common-emitter configuration has a finite isolation between its input and 
output, which can potentially lead to stability issues. The stability factor (K) and stability 





















111 SSSSSSB  ,                                 (70) 
where K > 1 and B > 0 in order for the LNA to be unconditionally stable [66]. Adding a 
small resistance at the collector of the SiGe HBT helps to improve the LNA stability. 
Figure 78 shows the simulated plots of the S21, IIP3, B, and K as Rc varies for the FA 
SiGe LNA at 10 GHz with Ic = 1 mA and Vcc = 1 V. Decreasing the Rc increases the K, 
but at the same time, it degrades the gain and the IIP3 of the LNA. 
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For the SiGe LNA, the Rc was selected to be 250 Ω. As shown in Figure 78, when 
Rc = 250 Ω, the simulated S21, IIP3, B, and K, are about 10.5 dB, -7.4 dBm, 1.1, and 1.4 at 
10 GHz, respectively. Figure 79 shows the calculated K and B through (69) and (70), 
based on the measured S-parameters as shown in Figure 73. K is greater than one and B is 











Figure 79: Calculated K and B of the SiGe LNA for different bias conditions. 
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6.4   Benchmarking 
Table 13 shows a comparison between different X-band LNAs and the present 
work. Three different FOMs, FOM1, FOM2, and FOM3, are used to benchmark the X-
band LNAs listed in Table 13. A higher FOM number represents better LNA 









































.                           (73)   
According to [69], FOM1 measures the amount of S21 in dB achieved per 1 mW 
of Pdc, and FOM2 normalizes the S21 in absolute with respect to the F and Pdc. Lastly, 
FOM3 compares the overall performance of the LNAs, which includes the gain, F, IIP3, 
and Pdc [84]-[85]. The SiGe LNA presented in this work exhibits the highest FOM1, 
FOM2, and FOM3, when it is biased in WS mode at 0.5 mW.  Even though the proposed 
LNA uses a lower peak fT HBT in the design, it is still able to deliver very good gain at 







































This work+ 10 0.5 0.5 8.5 3.1 -6.1 0.56 
150 GHz 
SiGe HBT 
17.04 5.12 29.05 
This work+ 10 1 0.5 11.0 3.2 -9.0 0.56 
150 GHz 
SiGe HBT 
11.00 3.26 21.04 
This work++ 10 1 1 9.0 2.9 -7.86 0.56 
150 GHz 
SiGe HBT 
9.05 2.98 21.93 
This work++ 10 2 1 11.5 3.2 -0.4 0.56 
150 GHz 
SiGe HBT 
5.75 1.73 23.81 
[67] 9.5 2.5 2.5 11 2.78 -9.1 0.51 
180 GHz 
SiGe HBT 
4.40 1.58 13.83 
[68] 10 15 2.5 19.5 1.36 0.8 0.53 
200 GHz 
SiGe HBT 
1.30 1.71 14.52 
[69] 10 2 1.5 10 1.98 0 0.43 
200 GHz 
SiGe HBT 
5.00 2.74 26.36 
[77] 9 2.4 1 16.7 3.5 -6 0.75 
200 GHz 
SiGe HBT 
6.96 2.30 17.69 
[86] 9.6 18 1.8 18 4 -11.3 1.44 
180 nm SiGe 
BiCMOS 
1.00 0.29 -5.65 
[87] 10 13.7 1.8 10 4.8 -6 0.8 
180 nm 
CMOS 
0.73 0.11 -1.79 
[88] 10 1.8 1.2 14 3.5 -18 0.74 
200 GHz 
SiGe HBT 
7.78 2.25 7.43 
+ Weak-saturation mode 















6.5   Summary 
This dissertation has presented a low-power and low-voltage X-band SiGe LNA. 
The SiGe LNA was implemented using a 200 nm, 150 GHz peak fT SiGe HBT BiCMOS 
process technology. For the first time, a direct comparison of RF performance was made 
between the forward-active (FA) and weak-saturation (WS)   modes. Measurement shows 
that by driving the SiGe LNA in the WS region, the dc power consumption of the LNA 
improves without major degradation to the gain and noise performance. Given the same 
power consumption of 1 mW, the WS mode has a higher gain and a higher P1dB than the 
FA mode. When the SiGe LNA is biased in WS mode at 0.5 mW and Vcc = 0.5 V, the 
SiGe LNA has a gain of 8.5 dB at 10 GHz, and a peak gain of 9.7 dB at 8.7 GHz, making 
this the highest gain per dc power consumption X-band SiGe LNA reported to date. The 
proposed low-power SiGe LNA achieves excellent FOMs when compared to other X-





X-BAND TO KA-BAND SPDT SWITCH USING 200 NM SIGE HBTS  
7.1   Introduction 
 RF switches are key elements for any transceiver system. It is important that the 
switch has a low insertion loss and provides high isolation between the transmitter and 
receiver in order to minimize potential interference. However, it is often difficult to 
implement broadband transceivers because of the bandwidth limitation of requisite RF 
switches. RF microelectromechanical system (MEMS) technology has been used to 
design broadband switches with very low insertion loss [89], but their applications are 
limited because they require a very high actuation voltage and have not yet been 
integrated on a commercial circuit platform. A broadband CMOS switch up to 50 GHz 
has been reported in [90]. However, the switch design uses a traveling-wave concept 
which usually requires large die area. PIN diode based broadband switches [91] 
implemented in SiGe technology have shown excellent RF performance from 1 to  20 
GHz, but these diode-based switches consume a large amount of power (>20 mW), which 
is undesirable for wireless applications.  
  In this dissertation, the design of a broadband SPDT switch using a 200 nm, 150 
GHz peak fT SiGe HBT  BiCMOS process technology (Jazz SBC-18) is presented. The 
proposed SiGe SPDT switch uses diode-connected SiGe HBTs that have very broadband 
characteristics. The design utilizes a series-shunt configuration, which further improves 
the isolation. Between 8 and 40 GHz, this SiGe SPDT switch has an insertion loss of less 
than 4.3 dB and an isolation of more than 20.3 dB, and consumes only 5.6 mW of power. 
To the best of the author’s knowledge, the proposed SiGe SPDT switch has the broadest 
operating bandwidth of any SiGe SPDT switch that has been reported to date.  
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7.2   SPDT Switch Design 
 Figure 81 shows the schematic of a single diode test structure. The test structure 
consists of two RF chokes for dc biasing, and two dc blocks at the input and output. The 
diode is formed by shorting the base and collector terminals of a SiGe HBT. The 














 ,                                              (74) 
where Cπ, Cs, β, and rπ, represent the base-emitter capacitance, collect-substrate 
capacitance, forward current gain, and base-emitter resistance, respectively [92].  
 For this SPDT design, the emitter stripe width of the diode-connected SiGe HBT 
is 0.2 μm. By increasing the emitter length, the rπ of the HBT decreases [20] and hence ZD 
also decreases. Therefore, a large emitter length is preferred for switch design to create a 
low-impedance SiGe HBT. Figure 82 shows the simulated S21 and S11 results of the single 
diode test structure with different emitter lengths. The diode is forward-biased by 
supplying a dc voltage of 0.9 V at Vin. As expected, the SiGe HBT with the longest 





Figure 81: Schematic of a single diode test structure. 
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 After the emitter length of the diode is selected, the Vin in Figure 81 can be swept 
to determine the optimum control voltage for biasing the diode. This diode shows the 
least insertion loss when Vin is set at 0.95 V, as shown in Figure 83.  
 Figure 84 shows the schematic of a single-pole single-throw (SPST) switch 
configuration. The SPST switch consists of series and shunt elements. The SiGe HBT in 
the shunt element has the same device size as in the series element. To turn on the RF 
path between port 1 and 2, input A has to be set to 0.95 V and input B to 0 V. To turn off 
the RF path, the input voltages are interchanged. Figure 85 shows a comparison of the 
insertion loss and isolation between the series (without the shunt element) and series-


























 Between 8 and 40 GHz, when the SPST switch is "on", the series configuration 
has an insertion loss of about 0.38 to 0.9 dB. The insertion loss is about 0.41 to 1.35 dB 
for the series-shunt configuration. When the SPST switch is "off", the worst-case 
isolation occurs at 40 GHz. At 40 GHz, the series and series-shunt configurations have 
isolation of 6.4 dB and 17.9 dB, respectively. Therefore, implementing a series-shunt 
configuration in the switch design helps to improve the isolation by more than 11.5 dB, 
with minimal degradation (< 0.45 dB) of the insertion loss.  
 Figure 86 shows the schematic of the proposed SiGe SPDT switch. When the 
diode is forward-biased, it draws dc current from the voltage source, and thus consumes 
power. To minimize this power drain, limiting resistors (R1) are added to the SPDT 
switch. Figure 87 shows the simulated S21 and the power consumption of the SPDT 
switch with different values of R1. By increasing the resistance of R1, the amount of dc 














 For the SPDT switch, R1 was selected to be 12 Ω. Between 8 and 40 GHz, the 
simulated S21 of the SPDT switch is about -0.73 to -2.31 dB, with 8.88 mW consumed. 
The value of the capacitance C1 in Figure 86 is 1 pF. The value of inductance L1 was 
selected to match the SPDT switch to a 50 Ω impedance. Figure 88 shows the simulated 
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S11 for different values of L1. Ideally, the valley of the S11 should be near the center 
frequency at 24 GHz to ensure a broad impedance match between 8 and 40 GHz. Using 
the simulation results in Figure 88, L1 was selected to be 1.2 nH. 
7.3   Measurement 
 Figure 89 shows the photomicrograph of the fabricated SPDT switch, which has a 
dimension of 1.38 x 0.99 mm
2
 (0.48 x 0.41 mm
2
 not including the pads).  The actual 
power consumption measured for the SPDT switch was 5.6 mW, because of additional 
parasitic resistances introduced by the layout. A post-extraction simulation was 
performed and the dc power consumed by the SPDT switch was simulated to be 5.9 mW, 
in good agreement with the data. 
 The S-parameter measurements were performed with an Agilent E8363B VNA 
from 8 to 40 GHz using ground-signal-ground (GSG) co-planar microwave probes of 150 
μm wide pitch. The VNA was calibrated using a four-port short-open-load-thru (SOLT) 
standard. Figure 90 shows the measured and post-extraction simulated S-parameter 
results for the SiGe SPDT switch. Table 14 shows the measured insertion loss and 
isolation of the SPDT switch from 8 to 40 GHz. The measured S11 is less than -9.6 dB 
and the measured S22 is less than -9 dB. The measured isolation between Port 2 and Port 



















Figure 90: Simulated and measured S-parameter results for the SiGe SPDT switch. 
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 The two-tone, IIP3 and the input-referred P1dB of the SPDT switch were measured 
using an Agilent E4446A Spectrum Analyzer. With a two-tone spacing ΔF of 8 MHz, the 
extrapolated IIP3 points are 21 dBm and 19 dBm, at fundamental frequencies of 10 GHz 
and 20 GHz, respectively. Figure 91 shows the measured IIP3 results. The measured P1dB 
is about 11.06 dBm and 9.72 dBm, at 10 GHz and 20 GHz, respectively (not shown).  
 A comparison of the present work with other broadband SPDT switches is 
summarized in Table 15. This comparison demonstrates the potential of designing a low 
insertion loss and high isolation SPDT switches over an extremely wide range of 




Table 14: Measured insertion loss and isolation. 
 
Frequency (GHz) I.L (dB) ISO (dB) 
8 to 12 (X-band) 2.4 to 1.6 58 to 35 
12 to 18 (Ku-band) 1.6 to 1.9 35 to 29.5 
18 to 26 (K-band) 1.9 to 2.7 29.5 to 25.3 
26 to 40 (Ka-band) 2.7 to 4.3 25.3 to 20.3 





































[94] 10 to 18 < 1.9 > 22 > 13 21 > 30 0.005 NR 
180 nm SiGe 
BiCMOS 
[95] 15 to 50 < 3.1 > 40 > 8 NR NR 3+ 1.5 
100 nm  GaAs 
pHEMT 
[96] 2 to 18 < 4 > 15 NR 34.4 NR 9.92+ 10 GaN HEMT 
[97] 0 to 20 0.5 to 2.5 25 to 60 > 9 > 19.8 > 31.5 0.06 1.8 / 3.6 
180 nm 
CMOS 
+  With Pads; NR – Not Reported; R.L – Return Loss   
    
 
 
7.4   Summary 
 This dissertation has presented a broadband X-band to Ka-band SPDT SiGe 
switch. The SPDT switch was implemented using 200 nm, 150 GHz peak fT SiGe HBT 
BiCMOS process technology. This work has demonstrated the feasibility of using the 
diode-connected SiGe HBTs in a series-shunt configuration to improve the switch 
bandwidth and achieve high isolation. Between 8 and 40 GHz, the SPDT switch has an 
insertion loss of less than 4.3 dB, an isolation of more than 20.3 dB, and a return loss of 
more than 9 dB, while consuming a dc power of only 5.6 mW. In addition, this SPDT 
switch has a 3 dB bandwidth of more than 32 GHz, making this the broadest bandwidth 




PACKAGING EFFECTS OF MULTIPLE X-BAND SIGE LNAS 
EMBEDDED IN AN ORGANIC LCP SUBSTRATE 
8.1   Introduction 
 For high-frequency integrated circuits, the selection of packaging is critical, 
because the package interconnects can directly influence the overall system performance. 
It is extremely important to minimize any parasitic associated with the package 
interconnects, so that the circuit can perform as intended. In addition, the package 
interconnect should be well-modeled, so that the circuits can be optimized, integrated, 
and evaluated, to enhance the system performance.   
 As shown in Figure 92a, the wirebond interconnect [98] is convenient to 
implement, but as frequency increases, the bond wire tends to introduce more loss and 
impedance mismatch to circuits, limiting their high-frequency applications. LCP organic 
substrate has been widely used as a packaging material for many RF and microwave 
applications, because of its high-performance electrical and mechanical properties 
[54,99,100]. X-band SiGe LNAs have been successfully embedded inside multi-layer 
LCP substrates [101], as shown in Figure 92b. In this case, the LCP is laminated over the 
SiGe LNA and an excimer laser is used to bore holes in the LCP so that the LNA pads 
are exposed and via interconnects can be formed. This packaging approach has shown 
excellent RF characteristics, but it is difficult to implement for a multichip module 
(MCM), because there is a high chance of via-pad misalignment, especially when 
involving multiple die and via interconnects in a single package. Alternatively, embedded 
flip-chip shown in Figure 92c, is an attractive packaging alternative for high-frequency 
applications [102]. Flip-chip technology has excellent electrical properties up to 100 GHz 
and requires very low assembly costs [103]. 
 Few studies have been performed to evaluate and compare the effects of 
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embedded flip-chip and wirebond interconnect parasitics on performance of RF circuits, 
especially at high frequencies. Furthermore, multiple die are seldom used in a single 
package for comparing the packaging effects, which is critical for most MCM 
applications. Previously [104], CMOS LNAs were used to compare the flip-chip and 
wirebond packaging effects on RF performance at 2.4 GHz. However, at this low 
frequency, packaging effects are not that significant, thus making it difficult to make a 
strong comparison. In addition, in [105], transmission lines and Schottky diodes were 
used instead to evaluate the performance of the flip-chip and wirebond interconnects. As 
the transmission lines and Schottky diodes have very broadband characteristics, any 
packaging induced degradations (e.g. frequency shift / impedance mismatch) would be 
difficult to discern. So far, much of the existing interconnect modeling literature focuses 
on the transition effects and electrical characterization [106,107,108]. The utilization of 
these models to simulate multiple die integrated into a single package are rarely 





Figure 92: Different types of RF packages: (a) wirebonded package, (b) embedded die package, and 
(c) embedded flip-chip package. 








 In the dissertation, for the first time, X-band SiGe LNAs are used to evaluate the 
effects of different RF packaging approaches on circuit performance. The SiGe LNAs 
were designed to operate at 9.5 GHz. Any impedance mismatch caused by the package 
interconnects can be easily shown through S-parameter measurements. In addition, two 
SiGe LNAs were embedded inside a multilayer LCP substrate and combined together 
using a novel modified Wilkinson power combiner. This approach was taken to address 
the potential issues of embedding multiple die together in a single package. Fabricating a 
standard Wilkinson power combiner on a thin substrate can be challenging as the line 
width gets narrow. The proposed modified Wilkinson power combiner helps to overcome 
this concern and ease the fabrication process, making the design more realizable. Finally, 
this work addresses the issue of interconnect modeling. Using the models in circuit 
simulations helps to predict circuit performance with greater accuracy and to compensate 
for parasitic-induced losses accordingly. Simulations are very useful in such situations, 
where hundreds of package interconnects are involved and EM simulations are 
impractical or impossible.  
8.2   X-Band SiGe LNA 
 The X-band SiGe LNA was fabricated in a seven-metal-layer, commercial-
available, 200 GHz, 130 nm SiGe BiCMOS process technology (IBM 8HP). As shown in 
Figure 93, the SiGe LNA was designed using a cascode configuration to reduce the 
Miller effect, increase the reverse isolation, and improve the circuit stability [68]. At 9.5 
GHz, the LNA has a measured gain of 20.7 dB, a return loss of more than 20 dB, and a 
noise figure of less than 2 dB. 
 Figure 94 shows a photomicrograph of the SiGe die, where the LNA is located in 
the center, with other test structures around the sides. Including the bondpads, the die size 
is 4.5 x 3.0 mm
2
. For the wirebonded package, the SiGe LNA has to be diced out to a size 
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of 830 x 700 μm
2
 so that the bond wire length can be shortened. On the other hand, for 
the embedded flip-chip package, dicing is not required. In addition, the SiGe LNA does 
not have a ground plane underneath its die and there will not be any floating ground 













Figure 94: Photomicrograph of SiGe die with the LNA highlighted in the center. 
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8.3   Interconnect Transitions 
 The SiGe LNA pads were designed in a ground-signal-ground (GSG) 
configuration. The signal and ground pads of the SiGe LNA were bonded directly to the 
LCP CPW line. The parameters of the CPW line are shown in Table 16. The LCP board 
also has ground vias that connect the top and bottom ground planes. The spacing between 
each via is less than one-tenth of the wavelength in the dielectric, in order to minimize 
the potential difference between the ground planes. 
 For the wirebonded  package, SiGe LNAs were epoxy-attached to a copper base 
on the LCP. The gap between the copper base and the CPW line is about 172 µm. The 
wire diameter is about 25.4 µm. For each wire, the horizontal distance between the first 
and second bonds is about 700 µm. With loop height of 127 µm and die thickness of 316 
µm, the total length of the wire is estimated to be 960 µm long. The RF signal and ground 
flow from the LCP CPW line into the SiGe LNA pads through the wirebond 
interconnects as shown in Figure 95. As the signal wire is between the two ground wires, 





Table 16: LCP CPW parameters. 
 
Parameter Value 
Type  Conductor-backed CPW 
Dielectric constant, εr 2.95 
Dissipation factor (Tan δ) 0.0025 
Substrate thickness (mil) 2 
Conductor thickness (µm) 9 
CPW line width (µm) 109 
CPW signal-ground gap (µm) 50 




 For the embedded flip-chip package, the LCP substrate has CPW lines fabricated 
on the top and bottom layers. The CPW lines are connected through a 120 µm diameter 
via [109]. Gold (Au) bumps are added to the SiGe LNA pads using a thermosonic 
attachment process [110]. By using combination of heat, pressure and ultrasonic energy, 
the Au bumps are attached firmly to the pads. Each Au bump is about 35 µm in height 
and 55 µm in diameter. The SiGe LNA dies are then flipped onto the bottom CPW line. 
The RF signal and ground flow from the top CPW line to the bottom CPW line through 
the vias as shown in Figure 96. The RF signal and ground are then flowed into the SiGe 











Figure 96: Signal-flow between the CPW and the SiGe LNA through the flip-chip interconnect. 
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 Au bumps on the LNA pads have to be properly placed, so that pads and the CPW 
lines can properly align. The SiGe LNA has a wider ground pads than the signal pads. 
The Au bumps on the ground pads are placed apart from  signal pads, as shown in Figure 
97, to avoid shorting of signal during the bonding process. Figure 98 shows the 
photomicrograph of the Au bumps on a SiGe die with the LNA in the center. Figure 99 
shows the general process flow for assembling the embedded flip-chip package. The flip-
chip SiGe LNA is completely embedded inside the LCP by laminating a multilayer LCP 
lid that has a machined cavity to fit in the entire die. The fabrication techniques and 







Figure 97: Placement of the Au bumps on the SiGe LNA pads. The red lines represent the SiGe LNA, 
the green lines represent the pads, the black lines represent the LCP CPW lines, the blue circles 











Figure 98: Photomicrograph of Au Bumps on the SiGe die: (a) angled view and (b) top-down view of 






Figure 99: Assembling the embedded flip-chip package. 
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8.4   Single SiGe LNA  
 S-parameter measurements were performed using an Agilent E8363B VNA with 
on-wafer GSG probes (GGB Model 40A), from 8 to 20 GHz. The calibration was done 
with probe-level SOLT standard on GGB industries CS-5 calibration substrate. Figures 
100 and 101 show the LCP packages used for a single X-band LNA, the wirebonded and 
the embedded flip-chip (without the lid), respectively. The S-parameter measurements 
were performed on the top side of the LCP with the RF probe tips making contact near 











Figure 101: Embedded flip-chip package for a single SiGe LNA: (a) top view and (b) bottom view 
(without the LCP lid). 
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Figure 102 shows the measured S-parameters of a single X-band SiGe LNA in 
wirebonded and embedded flip-chip packages. The wirebonded package induces an 
additional insertion loss of 2.2 dB, while the embedded flip-chip package induces about 
0.4 dB. The valleys of S11 and S22 for the wirebonded package have shifted down in 
frequency. On the other hand, there is no major frequency shift in the embedded flip-chip 
package. In addition, the input return loss for the embedded flip-chip package degrades 
slightly by 5 dB, but it is still able to maintain a good impedance match with S11 less than 
-15 dB at 9.5 GHz. As shown in Figure 102, the embedded flip-chip package has a better 
match and its performance is more predictable than the wirebonded package. From 8 to 
16 GHz, the degradation in the embedded flip-chip package is less than 1 dB.     
Clearly, the embedded flip-chip package proves to be a better candidate than the 
wirebonded package for X-band applications, since the packaging effects due to the 
embedded flip-chip package are almost negligible. 
8.5   Two SiGe LNAs 
8.5.1   Phased-Array Receiver Front-Ends   
 A phased-array receiver generally consists of multiple LNAs and phase shifters, 
where the signal phase of each antenna element can be varied independently to steer the 
antenna beam in a desired direction [111]. As shown in Figure 103, the LNAs and phase 
shifters are usually designed on-chip, while the antennas and the Wilkinson power 
combiners are typically designed off-chip. The interconnects between on-chip and off-
chip elements are usually achieved using wirebonds [111]. 
 This section focuses on package interconnects for multiple on-chip elements in a 
system. The test structures shown in Figure 104 are used to compare the wirebond and 
embedded flip-chip packages, where two SiGe LNAs are combined through a Wilkinson 
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Figure 102: Measured S-parameter results of the single SiGe LNA packages: (a) magnitude of the 












Figure 104: Block diagram of packaging comparison structures for two SiGe LNAs combining 




8.5.2   Novel Modified Wilkinson Power Combiner  
 Two SiGe LNAs are combined through a novel modified Wilkinson power 
combiner as shown in Figure 105. Table 17 shows the parameters of the Wilkinson power 
combiner. The 70.7 Ω transmission line width is 64 µm wide, which is very narrow and 
thus difficult to fabricate. Hence, the 70.7 Ω transmission lines in the modified Wilkinson 
power combiner were replaced by  wider 50 Ω transmission lines (122 µm). In addition, 
the combining arm of the modified Wilkinson power combiner consists of a 35.4 Ω 
quarter-wave transformer (207 µm wide), so that all the three ports are matched to 50 Ω.  
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This technique helps to ease the fabrication, making the design inherently more 
manufacturable.  
 The modified Wilkinson power combiner was analyzed using the even-odd mode 
analysis [112].  Figure 106 shows the even-mode and odd-mode excitation for the 
modified power combiner with all impedances normalized to 50 Ω. For the even-mode 
excitation, it is assumed that  
oportport VVV 231  ,                                                      (75) 
while for the odd-mode excitation,  
oportport VVV 231  .                                                    (76) 
  
 





Table 17: Wilkinson power combiner parameters. 
 
Parameter Values 
Frequency  (GHz) 9.5 
Dielectric constant, εr 2.95 
Dissipation factor (Tan δ) 0.0025 
Substrate thickness (mil) 2 
Conductor thickness (µm) 9 
Electrical length (º) 90 
35.4  Ω  line+ width (µm) / Length (µm) 205 / 4801 
50  Ω  line+  width (µm) / Length (µm) 120 / 4916 
70.7 Ω line+  width (µm) / Length (µm) 64 / 5054 











For the even-mode excitation, looking into Port 1, the even-mode impedance at 






eaZ .                                                      (77) 
Using the voltage divider rule, the voltage drop for the even-mode excitation is expressed 









2 0  ,                                                      (78) 
and at point b as  
o
e
b jVV  .                                                          (79) 
The voltage on a transmission line is expressed as a sum of the incident and reflected 
waves as follows:                                                 
)()( xjxj eeVxV    ,                                               (80) 
where e
-jβx
 represents the incident wave propagating in the +x direction, e
jβx
 represents the 
reflected wave propagating in the -x direction, V
+
 is the voltage constant determine by the 
boundary conditions,  β is the phase constant, and Γ is the reflection coefficient. By 
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letting x = –λ/4 at point b and x = 0 at point c, through (80), the voltage drop for the even-




 )1()4/(  ,                                 (81) 
and at point c as,  








c VVVV .                                  (82) 





 ,                                                      (83) 
and through (82) to (83), the voltage drop for the even-mode excitation at point C is 
expressed as  
20VV
e
c  .                                                    (84)  
 For the odd-mode excitation, by looking in the Port 1, the odd-mode excitation at 
point a is expressed as  
1oaZ ,                                                         (85) 
since the short circuit at point b appears like an open circuit at point a, because of the 
quarter-wave transformer.  The voltage drop for the odd-mode excitation is expressed at 









2 0                                                       (86) 
and at points b and c as  
0 oc
o
b VV .                                                    (87) 
Figure 107 shows the impedances at various points in the modified Wilkinson power 
combiner.  When the impedances at the three ports are matched to 50 Ω, the normalized 
impedances at points a, b, and c are expressed as 
12_3_1_  portinportinportin ZZZ .                                    (88) 
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A quarter-wave transformer with normalized impedance of  
 
  
 is added between point b 
and c, so that the internal impedances at point b are matched equally, where 
2/1)2/1( 22_1_  TinTin ZZ  .                                     (89) 
Through (88) to (89),  
S11 = S22 = S33 = 0,                                                    (90) 
as the ports are all externally matched to 50 Ω.  It is assumed that there is no current flow 
between points a and d, since they share the same potential difference,    
S13 = S31 = 0.                                                     (91) 
Combining the even-mode and odd-mode excitations, the voltage transfer between Port 2 
and Port1/Port3 can be shown as   




















c .                      (92) 
Through (90) to (92), the S-parameter matrix for the novel modified Wilkinson power 

















.                                                    (93) 
From (93), it is shown that the modified Wilkinson power combiner is a 3-dB and 180° 




















The modified Wilkinson power combiner is designed at 9.5 GHz. The size of the 
power combiner is about 9.4 x 3.9 mm
2
, as shown in Figure 108. The surface-mounted 
100 Ω resistor has a dimension of 1.0 by 0.5 mm
2
 and a thickness of 0.4 mm. The EM 
simulated and measured S-parameters are shown in Figure 109. At 9.5 GHz, the 
measured insertion loss of the power combiner is about 0.4 dB, S11 is about -13.5 dB, S22 






























8.5.3   Package 
Figure 110 shows the wirebonded package for two SiGe LNAs. The package is 
divided into three stages, namely the input stage, the LNA stage, and the output stage. 
The input stage consists of two 50 Ω microstrip lines. Each microstrip line has a length of 
4528 μm. In the LNA stage, there are two SiGe LNAs epoxy-attached on the LCP. The 
LNA pads are connected to LCP CPW lines through the wirebonds. At the output stage, 
LNA signals are combined through the Wilkinson power combiner.  
The embedded flip-chip package has a similar layout as the wirebonded package, 
except the wirebond interconnects are replaced by the Au bumps and the LCP vias. The 
SiGe LNAs are embedded underneath the LCP, as shown in Figure 111. In the embedded 
flip-chip package, two SiGe die are placed side by side and the spacing between them is 
kept at least 280 μm, as shown in Figure 112.  
For both the packages, Port 1 and Port 3 were measured using a dual GSG probe 
(GGB model 40A-GSG-150 / 40A-SG-150-D-300) and Port 2 was measured using a 
GSG probe (GGB model 40A). All measurements were performed on the top side of the 
LCP substrates. The VNA was calibrated based on a SOLT standard using a CS-2-150 

































Figure 111: Embedded flip-chip package for two SiGe LNAs: (a) top view and (b) bottom view 










Figure 113 shows the measured results for the wirebonded and embedded flip-
chip packages. The ideal S-parameter results are based on lossless interconnects and the 
S21 is 17.2 dB at 9.5 GHz. For the wirebonded package, the measured S21 is about 14.2 
dB, while the embedded flip-chip package is about 16.5 dB. The wirebonded package 
shows larger degradation in the S11 and S22 results. The worst case return loss for the 
wirebonded package is about 9.9 dB, while the flip-chip package is about 16.3 dB. 
Overall, the flip-chip package has measured S-parameters that are closer to the ideal S-
parameters. 
As shown in Figure 113, when more circuits are integrated together, there is a 
tendency to induce more degradation and performance uncertainties to the system, 
because of the increasing mismatch elements in the package. Thus, it is important to 
model the package interconnects, so that the package-induced parasitics are taken into 











Figure 113: Measured S-parameter results of the two SiGe LNAs packages: (a) magnitude of the 




8.5.4   Modeling 
Full-wave EM simulations were performed for the wirebond and embedded flip-
chip interconnects using Ansoft HFSS 3-D EM software, from 8 to 20 GHz. The 
wirebond interconnect consists of wires that connect between the LNA pads and the  LCP 
CPW line, while the flip-chip interconnect consists of Au bumps and the LCP via, as 
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shown in Figure 114. For the EM-simulated structures, the package interconnects are 
cascaded with LCP CPW lines.   
S-parameter matrices of the EM-simulated structures are first converted into their 
equivalent ABCD transmission matrices. The ABCD matrices of the CPW lines are then 






























 .                     (94) 
From (20), the interconnect ABCD matrix of a package interconnect is translated into a 
2-port π equivalent circuit, as shown in Figure 115. The lumped elements in the π 



































D  .                                                      (98) 
 Agilent Advanced Design System (ADS) was used to further optimize the lumped 
elements to correlate the EM simulated results with the model simulated results. Figure 
116 shows the models for the wirebond and embedded flip-chip interconnects. In both 
models, the Y1 and Y2 are mainly capacitive. Y1 denotes the discontinuity at the LCP 
CPW line, while Y2 denotes the discontinuity at the SiGe pad. Y3 is mainly resistive and 
inductive, because of the skin effect and ohmic loss present in the interconnect.  
From the models shown in Figure 116, the embedded flip-chip package induces 
less parasitics compared to the wirebonded package. The interconnects for the flip-chip 
package are shorter in the length and are thicker in diameter. Moreover, the wirebond 
interconnect model has an additional capacitor that is connected in parallel with the 
resistor and inductor in Y3. To relieve the tension in the wire ball-bond, a wire loop is 
usually formed during the bonding process which could create the extra capacitance.  
The EM-simulated and model-simulated S-parameter results are shown in Figure 
117. The model-simulated results match closely with the EM-simulated results, from 8 to 













Figure 117: S-parameter results and phase response: (a) wirebond interconnect and (b) embedded 
flip-chip interconnect. 
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Figure 118 shows the measured and modeled S-parameter results for the single 
SiGe LNA packages.  Figure 119 shows the measured and modeled S-parameters results 
for the two SiGe LNAs packages. As shown in Figures 118 and 119, the model 
simulations show reasonably good match with the measured results. For the wirebond 
interconnects, there is a slight discrepancy between the model simulations and measured 
results, because of the variations in the wire lengths. Moreover, the model extractions of 
the interconnections are based on their EM simulated results. Hence, it is expected to see 
slightly differences between the measured and the model-simulated results. Nevertheless, 
the model simulations help to predict the circuit performances, so that optimization can 












Figure 118: Model and measured S-parameter results of the single SiGe LNA packages: (a) 
magnitude of the wirebonded package in dB, (b) phase response of the wirebonded package in 
degree, (c) magnitude of the embedded flip-chip package in dB, and (d) phase response of the 











Figure 119: Model and measured S-parameter results of the two SiGe LNAs packages: (a) magnitude 
of the wirebonded package in dB, (b) phase response of the wirebonded package in degree, (c) 
magnitude of the embedded flip-chip package in dB, and (d) phase response of the embedded flip-
chip package in degree.   
 
 
Also through the modeling process, we see an improvement in the matching 
between the measured and the simulated results, as compared using just the ideal 
simulation result to predict the system behavior. Therefore, incorporating the interconnect 
models in the circuit designs helps to improve simulation accuracies and at the same 
time, reduces the complexity and time in running full-wave EM simulations for the whole 
packages. Figure 120 shows four LNAs combined through the modified Wilkinson power 
combiners. In this case, the model simulation is used to replace the EM simulation, since 
there are more package interconnects and it is going to take a much longer time for the 
EM software to compute the S-parameters. As shown in Figure 121, the S-parameters can 
be predicted much faster with the model simulation. At 9.5 GHz, it is shown that the flip-
chip package has a lower insertion loss and a better impedance match than the 
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wirebonded package. Thus, the model simulation can be implemented in a larger system 









Figure 121: Model simulations of four LNAs combining together with the interconnect models. 
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8.6   Summary 
This dissertation presents the comparisons of wirebonded and embedded flip-chip 
packages using X-band SiGe LNAs. For the first time, multiple die are put together in a 
single package to compare the packaging effects and to demonstrate the feasibility of 
embedding multiple dies within a single package. At high frequencies, the wirebond 
interconnect introduce more parasitics than the flip-chip interconnect, which degrades the 
system performances. The embedded flip-chip packages have shown very promising 
results and they are close to the ideal S-parameter results. Tables 18 and 19 show the S-
parameters comparisons of X-band SiGe LNAs with different packages. At X-band, the 
embedded flip-chip packages show superior performances over the wirebonded packages. 
A novel approach to design a modified Wilkinson power combiner to overcome 
fabrication limitations is proposed. The modified Wilkinson power combiner has 
insertion loss of less than 0.4 dB and isolation of 26 dB at 9.5 GHz. Equivalent circuit 
models for the wirebond and embedded flip-chip interconnects have been extracted and 
validated with the measured data from 8 to 20 GHz. The model simulations are very 
useful especially in applications, where there are too many interconnects in the system 






























1 x SiGe LNA (ideal) 9.5 20.7 -20.9 -19.3 
1 x SiGe LNA (embedded flip-chip package) 9.5 20.3 -15.1 -16.8 





















2 x SiGe LNAs (ideal) 9.5 17.2 -21.5 -22 -37.6 
2 x SiGe LNAs (embedded flip-chip package) 9.5 16.5 -16.3 -25.5 -38.3 




CHAPTER IX  
CONCLUSION AND FUTURE WORK 
9.1   Summary of Contributions 
This dissertation focuses on developing T/R modules using SiGe HBT BiCMOS 
technology with LCP package for the next-generation phased-array radar system. The 
developed RF circuit blocks include a PA, a tunable filter, an LNA, and a SPDT switch, 
operating at X-band. In addition, the package interconnect issues are discussed in this 
dissertation. The contributions of this research are as follows:  
1. Design of an X-band SiGe PA for radar front-ends. The PA used a cascode 
architecture to increase its breakdown voltage.  The PA has a gain of 15.4 dB , an 
output P1dB of 16 dBm, an output Psat of 19 dBm, and maximum PAE is 18.5% 
Considering the size, the gain, and the Pout, the PA presented in this dissertation 
has the highest FOM as compared to other X-band SiGe PAs.  
2. Design of a monolithic X-band tunable filter. The filter consists of two stages: the 
gain stage and the filter stage. The integration capabilities offered by the SiGe 
HBT BiCMOS technology enable a SiGe filter to integrate with a SiGe HBT 
LNA, which improves the insertion loss and the noise figure. The X-band tunable 
filter presented in this dissertation consumes a minimal dc power (Pdc) of 2.75 
mW, has an insertion loss of less than 1.2 dB, a low NF of less than 3.8 dB, and a 
wide tuning range, as compared to other active filters. The tunable filter can be 
used to replace the switched filter banks in multiband receivers, so that number of 
filters used, the cost, and the size of the system can be reduced drastically.  
3. S-parameter measurements of an X-band tunable filter across temperatures (90 to 
398 K). At cryogenic temperature (90 K), the filter bandpass gain shows an 
improvement of more than 1 dB. At high temperature (398 K), the degradation in 
the bandpass gain is less than 2.7 dB. Across the temperatures, the shift in the fc is 
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less than 0.8 GHz. This demonstrates the potential of operating a SiGe filter in 
extreme environments.  
4. A new methodology to extract parasitics for via interconnect models. The 
approach of using a single via structure with embedded capacitors to extract the 
via parasitics is straightforward, as the EM simulation for a single via takes 
shorter time to run and minimal effort is required to design the embedded 
capacitors which can be fabricated using standard PCB process. 
5. A new methodology to de-embed pad parasitics from test structures at high 
frequencies. EM software was used to model the pads since the EM software is 
able to capture most of the needed EM phenomena. Based on the EM simulation 
results, the pads were directly de-embedded from the test structures. As compared 
to other conventional de-embedding methods, the EM-simulated-pad de-
embedding method proves to be most accurate and shows good agreement up to     
67 GHz. 
6. Design and analysis of a low-power and low-voltage SiGe HBT LNA. The LNA 
was designed using a common-emitter configuration and operating at different 
biasing modes: forward-active (FA) and weak-saturation (WS).  For the same 
amount of power consumption at 1 mW, the SiGe LNA has a higher gain when 
biasing in the WS mode as compared to the FA mode. In WS mode, when the 
collector voltage (Vcc) and collector current (Ic) are set at 0.5 V and 1 mA, 
respectively, the SiGe LNA achieves a gain of more than 8.5 dB at 10 GHz. This 
yields a gain per dc power consumption FOM of 17 dB/mW. This is by far the 
highest reported to date for X-band SiGe LNAs. 
7. Comparison between the different types of on-chip transmission lines: microstrip 
(MS) and conductor-backed coplanar waveguide (CPW). Generally, CPW lines 
have better RF performances than MS lines, because of the additional ground 
shielding. However, for compact design and layout simplicity, MS lines are 
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preferred, since at X-band, both MS and CPW lines have the similar RF 
performances.  
8. Design of an X-band to Ka-band SPDT switch. The proposed SiGe SPDT switch 
used diode-connected SiGe HBTs that have very broadband characteristics. The 
design utilized a series-shunt configuration, which further improves the isolation. 
Between 8 and 40 GHz, this SiGe SPDT switch has an insertion loss of less than 
4.3 dB and an isolation of more than 20.3 dB, and consumes only 5.6 mW of 
power. The proposed SiGe SPDT switch has the broadest operating bandwidth of 
any SiGe SPDT switch that has been reported to date.  
9. Investigation of packaging effects of X-band SiGe LNAs embedded in an organic 
LCP substrate. Two different RF packaging approaches were compared: the 
wirebonded and the embedded flip-chip packages. At X-band, the embedded flip-
chip packages have better RF performances than the wirebonded packages. 
10. Demonstration of embedding multiple SiGe die in multilayer LCP substrates 
leading towards the development of 3-D SOP architectures for compact low-cost 
wireless front-end systems.  
11. Design of a novel modified Wilkinson power combiner. The modified Wilkinson 
power combiner is a 3-dB and 180° phase power combiner. Fabricating a standard 
Wilkinson power combiner on a thin substrate can be challenging as the line 
width gets narrow. The proposed modified Wilkinson power combiner helps to 
overcome this concern and ease the fabrication process, making the design more 
realizable 
12. Modeling the package interconnects between the SiGe MMICs and the LCP 
package, so that the time and complexity of running the EM simulations can be 
reduced drastically.  This is very useful in situations where there are many 
MMICs in a single package, which involves many interconnects. 
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9.2   Future Work 
This dissertation work has covered the RF performances of individual circuit 
blocks in a T/R module at X-band. Further work is needed to improve the performance 
and reliability of the T/R module. In the future, this research work can be extended by: 
1. Designing a high-power 1 W SiGe PA at X-band.  At present, most high-power 
PAs are designed using III-V technologies.  Although the peak fT of the SiGe 
HBTs has increased dramatically over the years, their breakdown voltages are still 
much lower than the III-V technologies, which limit the PA Pout. Power 
combiners can be used to boast the Pout but at the same time, decreasing the PA 
gain because of more interconnects are being introduced. It is important that these 
interconnects are well-modeled so that the PA can be optimized accordingly to 
minimize the insertion loss.  
2. Investigating the PA performance at cryogenic temperatures. At present, most 
cryogenic RF measurements are done based on SiGe LNAs. It is well-known fact 
that the SiGe LNA has a higher current gain at lower temperature. However, very 
few studies are done on SiGe PA at cryogenic temperatures and thus the PA 
linearity performance at cryogenic temperatures remains unclear.    
3.  At present, the silicon switches have a lower power handling than the III-V 
switches. New topology for silicon switches have to be implemented to improve 
the power handling capability. Alternatively, the number of T/R modules in a 
system can be increased, so that the PA Pout can be lowered and the silicon switch 
is able to handle.  
4. Investigating the reliability of the LCP packages across temperatures. So far, most 
of the RF measurements for the LCP packages are performed at room 
temperature. It will be interesting to observe how the LCP packages respond at 
different temperature cycles, so that the potential use of the LCP packages for 
extreme environment applications can be evaluated.   
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5. Developing the SiGe T/R modules for millimeter-wave applications. The ft and 
fmax of SiGe HBT technology have improved dramatically over the years. 
6. Understanding the thermal issues in T/R module packaging.  High-power PAs in 
the T/R modules tend to generate large amount of heat during operation. Various 
methods of cooling down the PAs have to be investigated, so that the PA 
efficiency can be improved and more high-power PAs can then be integrated into 














[1] C. H. J Poh, S. Seth, R. Arora, T. K. Thrivikraman, J. Papapolymerou, and J. D. 
Cressler, "A monolithic X-band tunable bandpass filter implemented in SiGe 
BiCMOS technology," IEEE Transactions on Circuits and Systems I, Oct. 2011 
(submitted). 
[2] C. H. J. Poh, S. K. Bhattacharya, J. Ferguson, J. D. Cressler, and J. Papapolymerou, 
"Extraction of a lumped element, equivalent circuit model of via interconnection in 
3-D packages using a single via structure with embedded capacitors," in Electronic 
Components and Technology Conference, 2010, pp. 1783 - 1788. 
[3] C. H. J. Poh, D. C. Howard, C. Peng, J. Cressler, and J. Papapolymerou , "De-
embedding transmission lines using a full-wave EM-simulated pad model ," in 
Asia-Pacific Microwave Conference Proceedings, 2010, pp. 1208-1211. 
[4] C. H. J. Poh, S. Seth, R. L. Schmid, J. D. Cressler, and J. Papapolymerou, "A low-
power and low-voltage X-band SiGe HBT low-noise amplifier," IEEE Trans. on 
Microwave Theory and Techniques , Oct. 2011 (submitted). 
[5] C. H. J. Poh, R. L. Schmid, J. D. Cressler, and J. Papapolymerou, "An X-band to 
Ka-band SPDT switch using 200 nm SiGe HBT," in Tropical Meeting on Silicon 
Monolithic Integrated Circuits in RF Systems , 2012 (accepted). 
[6] C. H. J. Poh, C. E. Patterson, S. K. Bhattacharya, S. D. Philips, N. E. Lourenco, J. 
D. Cressler, and J. Papapolymerou, "Packaging effects of X-band SiGe LNAs 
embedded in organic LCP substrate ," IEEE Trans. on Components, Packaging, 
and Manufacturing Technology, Oct. 2011 (submitted). 
[7] C. Barus, "Military influence on the electrical engineering curriculum since World 
War II," IEEE Technology and Society Magazine, vol. 6, no. 2, pp. 3-9, June 1987. 
[8] J. B. Dow, "Navy radio and electronics during World War II," Proceedings of IRE, 
vol. 34, no. 5, pp. 287-287, May 1946. 
[9] J.P. Comeau, M.A. Morton, W. -M. L. Kuo, T. Thrivikaraman, J. M. Andrews, C. 
Crens, J. D. Cressler, J. Papapolymerou, and M.Mitchell, "A monolithic 5-bit SiGe 
BiCMOS receiver for X-band phased-arrray radar systems," in IEEE 
Bipoloar/BiCMOS Circuits and Technology Meeting, 2007, pp. 172-175. 
[10] N. Fourikis, Advanced Array Systems. London, England: UK Academic Press, 
2000. 
 142 
[11] J. F. Slocum, J. K. Smith J. J. Maciel and J. Turtle, "MEMS electronically steerable 
antennnas for fire control radars," IEEE Aerospace and Electronic Systems 
Magazine, vol. 22, no. 11, pp. 17-20, Nov. 2007. 
[12] S. Sabatini and M. Tarantino, Multifunction Array Radar. Boston: Artech House, 
1994. 
[13] J. D. Richards J. Frank and A. Agrawal, "Hybrid array architectures for BMD radar 
systems," in IEEE Phased Array System and Technology, 2003, pp. 107-112. 
[14] M. Mitchell, M.Harris, and J.D.Cressler, "Single chip T/R module," Internal 
Research and Development, Georgia Tech Rsearch Istitute, 2004. 
[15] A. Sutono, N. G. Gafaro, J. Laskar, and M. M. Tentzeris, "Experimental modeling, 
repeatability investigation and optimization of microwave bondwire interconnects," 
IEEE Trans. on Advanced Packaging, vol. 24, no. 4, pp. 595-603, Nov. 2001. 
[16] H. Y. Lee, "Wideband characterization of typical bonding wire for microwave and 
millimeter-wave integrated circuits," IEEE Trans. on Microwave Theory and 
Techniques, vol. 43, no. 1, pp. 63-68, Jan. 1995. 
[17] C. E. Patterson, T. K. Thrivikraman, S. K. Bhattacharya, C. T. Coen, J. D. Cressler, 
and J.Papapolymerou, "Development of a multilayer organic packaging technique 
for a fully embedded T/R module," in European Microwave Conference, 
Manchester, 2011 (accepted). 
[18] G. DeJean, R. Bairavasubramanian, D. Thompson, G. E. Ponchak, M. M. Tentzeris, 
and J. Papapolymerou, "Liquid crystal polymer (LCP): A new organic material for 
the development of multilayer dual-frequency / dual-polarization flexible antenna 
arrays," IEEE Antennas and Propagation Letters, vol. 4, pp. 22-26, June 2005. 
[19] J. D. Cressler, The Silicon Heterostructure Handbook: Materials, Fabrication, 
Devices, Circuits, and Applications of SiGe and Si Strained-Layer Epitaxy.: CRC 
Press, 2005. 
[20] J. D. Cressler and G. Niu, Silicon-Germanium Heterojunction Bipolar Transistors. 
Norwood, MA: Artech House, INC., 2003. 
[21] J. D. Cressler, "SiGe HBT technology; a new contender for Si-based RF and 
microwave circuit applications," IEEE Trans. on Microwave Theory and 
Techniques, vol. 46, no. 5, pp. 572-589, May 1998. 
[22] J. D. Cressler, "On the potential of SiGe HBTs for extreme environment 
electronics," Proceedings of the IEEE, vol. 93, no. 9, pp. 1559-1582, Sept. 2005. 
 143 
[23] A. J. Joseph, D. L. Harame, B. Jagannathan, D. Coolbaugh, D. Ahlgren, J. 
Magerlein, L. Lanzerotti, N. Feichenfeld,S. St Onge, J. Dunn, and E. Nowak, 
"Status and direction of communication technologies - SiGe BiCMOS and 
RFCMOS," Proceedings of the IEEE, vol. 93, no. 9, pp. 1539 - 1558, Sept. 2005. 
[24] C. H. Poh, "Radio frequency circuit design and packaging for silicon-germanium 
hetrojunction bipolar technology," Georgia Tech Theses and Dissertations, Nov. 
2009. 
[25] J. Andrews. J. D. Cressler, W. L. Kuo, C. Grens, T. Thrivikraman, and S. Philips , 
"An 850 mW X-band SiGe power amplifier," in IEEE Bipolar / BiCMOS Circuits 
and Technology Meeting, 2008, pp. 109-112. 
[26] S. C. Cripps, RF Power Amplifiers for Wireless Communications , 2nd ed. 
Norwood, MA: Artech House, INC. , 2006. 
[27] Y. S. Noh, M. S. Uhm, and I. B. Yom, "A compact Ku-band SiGe power amplifier 
MMIC with on-chip active biasing ," IEEE Microwave and Wireless Components 
Letters, vol. 20, no. 6, pp. 349-351, June 2010. 
[28] Z.Ma, S. Mohammadi, P. Bhattacharya, L.P.B. Katehi, S. A. Altervitz, and G. E. 
Ponchak, "An 8.4 GHz SiGe/Si HBT-based MMIC power amplifier," in 
Proceeding of Bipolar / CMOS Circuits and Technology Meeting, 2002, pp. 151-
154. 
[29] H. S. Kim, K. Y. Kim, W. Y. Kim, Y. S. Noh, I. B. Yom, I. Y. oh, and C. S. Park, 
"SiGe MMIC power amplifier with on-chip lineariser for X-band applications," 
Electronic Letters, vol. 45, no. 20, pp. 1036-1037, Sept. 2009. 
[30] W. Bakalski, A. Vasylyev, W. Simburger, R. Thuringer, H. Wohlmuth, A. L. 
Scholtz, and P. Weger, "A fully integrated 7-18 GHz power amplifier with on-chip 
output balun in 75 GHz fT SiGe bipolar," in Proceedings of the Bipolar / CMOS 
Circuits and Technology Meeting, 2003, pp. 61-64. 
[31] B. Sewiolo, G. Fischer, and R. Weigel, "A 12-GHz high-efficiency tapered 
traveling-wave power amplifier with novel power matched cascode gain cells using 
SiGe HBT transistors," IEEE Trans. on Microwave Theory and Techniques, vol. 
57, no. 10, pp. 2329-2336, Oct. 2009. 
[32] A. M. Abbosh, "Planar bandpass filters for ultra-wideband applications," IEEE 
Trans. on Microwave Theory and Techniques, vol. 55, no. 10, pp. 2262-2269, Oct. 
2007. 
[33] W. Menzel, L. Zhu, K. Wu, and F. Bogelsack, "On the design of novel compact 
broad-band planar filters," IEEE Trans. on Microwave Theory and Techniques, vol. 
 144 
51, no. 2, pp. 364-370, Feb. 2003. 
[34] K. -L. Yeh, C - Y. Chen, and H. -R. Chuang, "A millimeter-wave CPW CMOS on-
chip bandpass filter using conductors-backed resonators," IEEE Electron Device 
Letters, vol. 31, no. 5, pp. 399-401, May 2010. 
[35] H. R. Chuang, L. K. Yeh, P. -C. Kuo, K. -H. Tsai, and H. -L. Yue, "A 60-GHz 
millimeter-wave CMOS integrated on-chip antenna and bandpass filter," IEEE 
Trans. on Electronic Devices, vol. 58, no. 7, pp. 1837-1845, July 2011. 
[36] L. Nan. K. Mouthaan, Y. -Z. Xiong, J. Shi. S. C. Rustagi, B. -L. Ooi, "Design of 
60- and 70-GHz narrow-bandpass filters in CMOS technology," IEEE Trans. on 
Circuits and Systems-II , vol. 55, no. 8, pp. 738-742, Aug. 2008. 
[37] N. Billstrom and J. Sandwall, "Compact front-end filter banks for wideband multi-
role AESA system," in Proceedings of the 4th European Radar Conference, 2007, 
pp. 307-310. 
[38] B. Jagannathan, M. Khater, F. Pagette, J.-S. Rieh, D. Angell, H. Chen, J. Florkey, 
F. Golan, D. R. Greenberg, R. Groves, S. J. Jeng, J. Johnson,E. Mengistu, K. T. 
Schonenberg, C. M. Schnabel, P. Smith, A. Stricker,D. Ahlgren, G. Freeman, K. 
Stein, and S. Subbana, "Self-aligned SiGe NPN transistors with 285 GHz fMAX and 
207 GHz fT in a manufacturable technology," IEEE Electron Device Letters, vol. 
23, no. 5, pp. 258-260, May 2002. 
[39] J. D. Cressler, "On the potential of SiGe HBTs for extreme environment 
electronics," Proceeding of the IEEE, pp. 1559-1582, Aug. 2005. 
[40] R. Malmqvist, C. Samuelsson, T. Nilsson, I. Ferrer, J. Svedin, and A. Dalera, "SiGe 
BiCMOS wide-band and tunable bandpass LNAs for adaptive multi-functional 
phased arrays," in European Radar Conference, 2005, pp. 231-234. 
[41] F. Bergeras, P. Dueme, J-P. Plaze, L. Darcel, B. Jarry, and M. Campovecchio, 
"Novel MMIC architectures for tunable microwave wideband active filters," in 
International Microwave Symposium, 2010, pp. 1356-1359. 
[42] Z. Gao, J. Ma, M. Yu, and Y. Ye, "A fully integrated CMOS active bandpass filter 
for multiband RF front-ends," IEEE Trans. on Circuits and System-II, vol. 55, no. 
8, pp. 718-722, Aug. 2008. 
[43] B. K. Kormanyo, T. K. Quach, P. L. Orlando, A. G. Mattamana, and K. S. Groves, 
"26 GHz on chip cascaded filter using low Q inductors," in International 
Microwave Symposium, 2010, pp. 1744-1747. 
[44] Y. Park, C. -H. Lee, J. D. Cressler, and J. Laskar, "The analysis of UWB SiGe HBT 
 145 
LNA for its noise, linearity, and minimum group delay variation," IEEE Trans. on 
Microwave Theory and Techniques, vol. 54, no. 4, pp. 1687-1697, Apr. 2006. 
[45] R. C. Li, RF Circuit Design. Hoboken, NJ: John Wiley & Sons, 2009. 
[46] N. Shiramizu, T. Masuda, T. Nakamura, and K. Washio, "Practical on-chip 
inductor model with peripheral ground effect," in Silicon Monolithic Integrated 
Circuits in RF Systems, 2007, pp. 91-97. 
[47] S. Weinreb, J. C. Bardin, and H. Mani, "Design of cryogenic SiGe low-noise 
amplifiers," IEEE Trans. on Microwave Theory and Techniques, vol. 55, no. 11, 
pp. 2306-2312, Nov. 2007. 
[48] T. Chen, W. -M. L. Kuo, E. Zhao, Q. Liang, Z. Jin, J. D. Cressler, and A. J. Joseph, 
"On the high-temperature (to 300 °C) characteristics of SiGe HBTs," IEEE Trans. 
on Electron Devices, vol. 51, no. 11, pp. 1825-1832, Nov. 2004. 
[49] B. Georgescu, I. G. Finvers, and F. Ghannouchi, "2 GHz Q-enhanced active filter 
with low passband distortion and high dynamic range," IEEE Journal of Solid-State 
Circuits, vol. 41, no. 9, pp. 2029-2039, Sept. 2006. 
[50] K. -Ken. Huang, M. -J. Chiang, and C. - K C. Tzuang, "A 3.3 mW K-band 0.18-µm 
1P6M CMOS active bandpass filter using complementary current-reuse pair," IEEE 
Microwave and Wireless Components Letters, vol. 18, no. 2, pp. 94-96, Feb. 2008. 
[51] C. -K. C. Tzuang, H. -H. Wu, H. -S. Wu, and J. Chen, "CMOS active bandpass 
filter using compacted synthetic quasi-TEM lines at C-Band," IEEE Trans. on 
Microwave Theory and Techniques, vol. 54, no. 12, pp. 4548-4555, Dec. 2006. 
[52] K. -W. Fan, C. -C. Weng, Z. -M. Tsai, H. Wang. and S. -K. Jeng, "K-band MMIC 
active band-pass filter," IEEE Microwave and Wireless Components Letters, vol. 
15, no. 1, pp. 19-21, Jan. 2005. 
[53] A. Ghaffari, E. A. M. Klumperink, and B. Nauta, "A differential 4-path highly 
linear widely tunable on-chip band-pass filter," in IEEE Radio Frequency 
Integrated Circuit Symposium, 2010, pp. 299-302. 
[54] D. C. Thompson, O. Tantot, H. Jallageans, G. E. Ponchak, M. M. Tentzeris, and J. 
Papapolymerou, "Characterization of liquid crystal polymer (LCP) material and 
transmission lines on LCP substrates from 30 to 110 GHz," IEEE Trans. 
Microwave Theory and Techniques, vol. 52, no. 4, pp. 1343-1352, Apr. 2004. 
[55] C. E. Patterson, T. K. Thrivikraman, S. Bhattacharya, C. H. Poh, J. D. Cressler, and 
J. Papapolymerou, "Organic wafer-scale packaging for X-band SiGe low noise 
amplifier," in European Microwave Conference, 2009, pp. 141-144. 
 146 
[56] J. Park, H. Kim, J. S. Pak, and J. Kim, "Characterization of SSN coupling to signal 
via in multi-layer PCBs and packages," in International Zurich Symposium on 
Electromagnetic Compatibility, 2005, pp. 328-331. 
[57] J. Lee and D. Doblar, "Extraction of via and trace model from PCB channel S-
parameter data by Stochastic optimization," in IEEE Conference on Electrical 
Performance of Electronic Packaging and System, 2009, pp. 9-12. 
[58] A. Pham, J. Laskar, V. B. Krishnamurthy, H. S. Cole, and T. Sitnik-Nieters, "Ultra 
low millimeter wave multichip module interconnects," IEEE Trans. on Advanced 
Packaging, vol. 21, no. 3, pp. 302-308, Aug. 1998. 
[59] A. Madou and L. Martens, "Electrical behavior of decoupling capacitors embedded 
in a multilayered PCBs," IEEE Trans. on Electromagnetic Compatibility, vol. 43, 
no. 4, pp. 549-556, Nov. 2001. 
[60] A. Trippe, S. Bhattacharya, J. Papapolymerou, and J. Ferguson, "Electrical 
characterization of embedded polymer / ceramic capacitors from 500 MHz to 12 
GHz," in Electronic Components and Technology Conference, 2010, pp. 1974-
1979. 
[61] K. -W. Yu, and M. F. Chang, "On-chip transmission line modeling and application 
to millimeter-wave circuit design in 0.13 µm CMOS technology," in IEEE Radio 
Frequency Integrated Circuits Symposium, 2004, pp. 101-104. 
[62] M. C. A. M. Koolen, "On-wafer high frequency device characterization," in 
European Solid State Device Research Conference, 1992, pp. 679-686. 
[63] V.Subramanian, Z. Zhang, D. Gruner, F. Korndoerfer, and G. Boeck, "Analysis and 
characterization of microstrip structures up to 90 GHz in SiGe BiCMOS," in 
European Microwave Conference, 2005, pp. 512-515. 
[64] R. Torres-Torres, R. Murphy-Arteaga, and J. A. Reynoso-Hernandez, "Analytical 
model and parameter extraction of account for the pad parasitics in RF-CMOS," 
IEEE Trans. on Electronic Devices, vol. 52, no. 7, pp. 1335-1342, July 2005. 
[65] W.Choi, G. Jung, K. Kim, and Y. Kwon, "Scalable small-signal modeling of RF 
CMOS FET based on 3-D EM based extraction of parasitic effects and its 
application to millimeter-wave amplifier design," IEEE Trans. on Microwave 
Theory and Techniques, vol. 57, no. 12, pp. 3345-3353, Dec. 2009. 
[66] J. F. White, High Frequency Techniques. Hoboken, NJ: John Wliley & Sons, Inc., 
2004. 
 147 
[67] W. -M. L. Kuo, R. Krithivasan, X. Li, Y. Lu, J. D. Cressler, H. Gustat, and B. 
Heinemann , "a low-power, X-band SiGe HBT low-noise amplifier for near-space 
radar application," IEEE Microwave and Wireless Components Letters, vol. 16, no. 
9, pp. 520-522, Sept. 2006. 
[68] W. -M. L. Kuo, Q. Liang, J. D. Cressler, and M. A. Mitchell, "An X-band SiGe 
LNA with 1.36 dB mean noise figure for monolithic phased array transmit / receive 
radar modules," in IEEE Radio Frequency Integrated Circuits, 2006, pp. 498-501. 
[69] T. K. Thrivikraman, W. -M. L. Kuo, J. P. Comeau, A. K. Sutton, J. D. Cressler, P. 
W. Marshall, and M. A. Mitchell, "A 2mW, sub-2 dB noise figure, SiGe low-noise 
amplifier for X-band high-altitude or space-based radar applications," in IEEE 
Radio Frequency Integrated Circuits, 2007, pp. 629-632. 
[70] W. -H. Lin, J. -H. Tsai, Y. -N. Jen, T. -W. Huang, and H. Wang, "A 0.7-V 60-GHz 
low-power LNA with forward body bias technique in 90 nm CMOS process," in 
European Microwave Conference, 2009, pp. 393-396. 
[71] C. -P. Chang, J. -H. Chen, and Y. -H. Wang, "A fully integrated 5 GHz low-voltage 
LNA using forward body bias technology," Microwave and Components Letters, 
vol. 19, no. 3, pp. 176-178, Mar. 2009. 
[72] V. H. Le, S. -K. Han, J. -S. Lee, and S. -G. Lee, "Current-reused ultra low power, 
low noise LNA + mixer," IEEE Microwave and Wirelss Components Letters, vol. 
19, no. 11, pp. 755-757, Nov. 2009. 
[73] H. -H. Hsieh and L. -H. Liu, "Design of ultra-low-voltage RF frontends with 
complementary current-reused architectures," IEEE Trans. on Microwave Theory 
and Techniques, vol. 55, no. 7, pp. 1445-1458, July 2007. 
[74] R. Huang, W. Wong, and Y. Wang D. Wu, "A 0.4-V low-noise amplifier using 
forward bias technology for 5 GHz application," IEEE Microwave and Wireless 
Components Letters, vol. 17, no. 7, pp. 543-545, July 2007. 
[75] C. -H. Li, Y. -L. Liu, and C. -N. Kuo, "A 0.6-V 0.33-mW 5.5-GHz receiver front-
end using resonator coupling technique," IEEE Trans. on Microwave Theory and 
Techniques, vol. 59, no. 6, pp. 1629-1638, June 2011. 
[76] S. Seth, L. Najafizadeh, and J. D. Cressler, "On the RF properties of weakly 
saturated SiGe HBTs and their potential use in ultralow-voltage circuits," IEEE 
Electronic Device Letters, vol. 32, no. 1, pp. 3-5, Jan. 2011. 
[77] S. Seth, C. H. J. Poh, T. Thrivikraman, R. Arora, and J. D. Cressler, "Using 
saturated SiGe HBTs to realize ultra-low voltage / power X-band low-noise 
amplifiers," in IEEE Proceedings of Bipolar / BiCMOS Circuits Technology 
 148 
Meeting, 2011, pp. 103-106. 
[78] W. M. Leach, "Fundamentals of low-noise analog circuit design," Proceedings of 
the IEEE, vol. 82, no. 10, pp. 1515-1538, Oct. 1994. 
[79] Y. Park, C. -H. Lee, J. D. Cressler, and J. Laskar, "The analysis of UWB SiGe HBT 
LNA for its noise, linearity, and minimum group delay variation," IEEE Trans. on 
Microwave Theory and Techniques, vol. 54, no. 4, pp. 1687-1697, June 2006. 
[80] T. -Kien Nguyen, G. -H. Kim, G. -J. Ihm, M. -S. Yang, and S. -G. Lee, "CMOS 
low-noise amplifier design optimization techniques," IEEE Trans. on Microwave 
Theory and Techniques, vol. 52, no. 5, pp. 1433-1442, May 2004. 
[81] K. -J. Koh and G. M. Rebeiz, "a Q-band four-element phased-array front-end 
receiver with integrated wilkinson power combiner in 0.18 µm SiGe BiCMOS 
technology," IEEE Trans. on Microwave Theory and Techniques, vol. 56, no. 9, pp. 
2046-2053, Sept. 2008. 
[82] J. W. May and G. M. Rebeiz, "A 40-50-GHz SiGE 1:18 differentiate power divider 
using shielded broadside-coupled stripline," IEEE Trans. on Microwave Theory 
and Techniques, vol. 56, no. 7, pp. 1575-1581, July 2008. 
[83] A. Kar-Roy, D. Howard, M. Racanelli, M. Scott, P. Hurwitz, R. Zwingman, S. 
Chaudhry, and S. Jordan, "Mixed signal 0.18 µm CMOS and SiGe BiCMOS 
foundry technologies," Proceeding of SPIE, vol. 7834, pp. 78340R-1-78340R-10, 
Sept. 2010. 
[84] G. Gramegna, M. Paparo, P. G. Erratico, and P. D. Vita, "A sub-1dB NF +/- 2.3-kV 
ESD-protected 900-MHz CMOS LNA," IEEE Journal of Solid-State Circuits, vol. 
36, no. 7, pp. 1010-1017, July 2001. 
[85] H. Lee and S. Mohammadi, "A 3-GHz subthreshold CMOS low-noise amplifier," 
in IEEE Radio Frequency Integrated Circuit, 2006, pp. 1-4. 
[86] I. R. Chamas and S. Raman, "Analysis, design, and X-band implementation of a 
self-biased active feeback Gm-boasted common-gate CMOS LNA," IEEE Trans. 
on Microwave Theory and Techniques, vol. 57, no. 3, pp. 542-551, May 2009. 
[87] C. Yang, T. Hsieh, and Y. Chiang, "A novel self-biased low noise amplifier with 
current-reused techniques techniques for X-band applications," in Asia Pacific 
Microwave Conference, 2009, pp. 1667-1670. 
[88] P. Roux, Y. Baeyens, J. Weiner, and Y. K. Chen, "Ultra-low-power X-band SiGe 
HBT low-noise-amplifier," in IEEE International Microwave Symposium, 2007, 
pp. 1787-1790. 
 149 
[89] S. Gong, H. Shen, and N. S Barker, "Study of broadband cryogenic DC-contact RF 
MEMS switches," IEEE Trans. on Microwave Theory and Techniques, vol. 57, no. 
12, pp. 3442-3449, Dec. 2009. 
[90] M. -C. Yeh, Z. -M. Tsai, K. -Y. Lin, H. Wang, C. -Y, Su, and C. -P. Chao, "A 
millimeter-wave wideband SPDT switch with traveling-wave concept using 0.13 
um CMOS process," in IEEE Internatioanl Microwave Symposium, 2005, pp. 1-4. 
[91] R. Tayrani, M. A. Teshiba, G. M. Sakamoto, Q. Chaudhry, R. Alido, Y. Kang, I. S. 
Ahmad, T. S. Cisco, and M. Hauhe, "Broad-band SiGe MMICs for phased-array 
radar applications," IEEE Journal of Solid-State Circuits, vol. 38, no. 9, pp. 1462-
1470, Sept. 2003. 
[92] L. M. Rucker, "Monolithic bipolar diodes and their models," IEEE Circuits and 
Devices Magazines, vol. 7, no. 2, pp. 26-31, Mar. 1991. 
[93] P. K. Saha, J. P. Comeau, W. -M. L. Kuo, and J. D. Cressler, "A K-band nMOS 
SPDT switch and phase shifter implemented in 130 nm SiGe BiCMOS 
Technology," in Silicon Monolithic Integrated Circuits in RF Systems, 2009, pp. 1-
4. 
[94] M. Teshiba, G. Sakamoto, and T. Cisco, "A compact SPDT switch in 0.18 µm 
CMOS process with high linearity and low insertion loss," in IEEE Compound 
Semiconductor Integrated Circuit Symposium, 2007, pp. 1-3. 
[95] S. F. Chang, W. -L. Chen, J. L. Chen, H. -W. Kuo, and H. -Z. Hsu , "New 
millimeter-wave MMIC switch design using image-filter synthesis method," IEEE 
Microwave Wireless and Components Letters , vol. 14, no. 3, pp. 103-105, Mar. 
2004. 
[96] A. Bettidi, A. Cetronio, M. D. Dominicis, G. Giolo, C. Lanzieri, A. Manna, M. 
Peronic, C. Proietti, and P. Pomanini, "High power GaN-HEMT microwave 
switcheds for X-band and wideband applications," in IEEE Radio Frequency 
Integrated Circuits Symposium, 2008, pp. 329-332. 
[97] Y. Jin and C. Nguyen, "Ultra-compact high-linearity high-power fully integrated 
DC-20-GHz 0.18 µm CMOS T/R switch," IEEE Trans. on Microwave Theory and 
Techniques, vol. 55, no. 1, pp. 30-36, Jan. 2007. 
[98] A. Chandrasekhar, S. Stoukatch, S. Brebels, J. Balachandran, E. Beyne, W. D. 
Raedt, B. Nauwelaers, and A. Poddar, "Characterization, modeling, and design of 
bond-wire interconnects for chip-package co-design," in European Microwave 
Conference, 2003, pp. 301-303. 
[99] M. J. Chen, A. H. Pham, N. A. Evers, C. Kapusta, J. Iannotti, W. Kornrumpf, J. J. 
 150 
Maciel, and N. Narabudak, "Design and development for a package using LCP for 
RF / microwave MEMS switches," IEEE Trans. on Microwave Theory and 
Techniques, vol. 54, no. 11, pp. 4009-4015, Nov. 2009. 
[100] F. F. Faheem, K. C. Gupta, and Y. Lee, "Flip-chip assembly and liquid crystal 
polymer encapsulation for variable MEMS capacitors," IEEE Microwave Theory 
and Techniques, vol. 51, no. 12, pp. 2562-2567, Dec. 2003. 
[101] C. E. Patterson, T. K. Thrivikraman, S. K. Bhattacharya, C. H. J. Poh, J. D. 
Cressler, and J. Papapolymerou, "Organic wafer-scale packaging for X-band SiGe 
low-noise amplifier," in European Microwave Conference, 2009, pp. 141-144. 
[102] C. E. Patterson, T. K. Thrivikraman, S. K. Bhattacharya, C. T. Coen, J. D. Cressler, 
and J. Papapolymerou, "Development of a multilayer organic packaing technique 
for a fully embedded T/R module," in European Microwave Conference, 2011 
(accepted). 
[103] A. Jentzsch and W. Heinrich, "Theory and measurements of flip-chip inteconnects 
for frequenceis up to 100 GHz," IEEE Trans. on Microwave Theory and 
Techniques, vol. 49, no. 5, pp. 871-878, May 2001. 
[104] K. -C. Lu, F. -Y. Han, J. Lin, H. -H. Cheng, C. -T. Chiu, and C. -P. Hung, 
"Packaging effects on CMOS low-noise amplifier: flip-chip versus wirebond," in 
Proceedings of Electronic Components and Technology Conference, 2009, pp. 
2064-2069. 
[105] M. Engl, K. Pressel, H. Theuss, J. Dangelmaier, W. Eurskens, H. Knapp, W. 
Simbuerger, and R. Weigel, "Evaluation of wirebond and flip-chip interconnects of 
a leadless plastic package for RF applications," in Proceedings of Electronic 
Packaging Technology Conference, 2005, pp. 304-308. 
[106] R. J. Pratap, D. Staiculescu, S.Pinel, J. Laskar, and G. S. May, "Modeling and 
sensitivity analysis of circuit parameters for flip-chip interconnects using neutral 
network," IEEE Trans. on Advanced Package, vol. 28, no. 1, pp. 71-78, Feb. 2005. 
[107] C. -L. Wang and R. -B. Wu, "Modeling and design fro electrical performance of 
wideband flip-chip transition," IEEE Trans. on Advanced Packaging, vol. 26, no. 4, 
pp. 385-341, Nov. 2003. 
[108] F. Alimenti, P. Mezzanotee, L. Roselli, and R. Sorrentino, "Modeling and 
characterization of the bonding-wire interconnection," IEEE Trans. on Microwave 
Theory and Techniques, vol. 49, no. 1, pp. 142-150, Jan. 2001. 
[109] D. J. Chung, S. K. Bhattacharya, and J. Papapolymerou, "Low loss multilayer 
transitions using via technology on LCP from DC to 40 GHz," in Electronic 
 151 
Components and Technology Conference, 2009, pp. 2025-2029. 
[110] D. Staiculescu, A. Sutono, and J. Laskar, "Wideband scalable electrical model for 
microwave / millimeter wave flip-chip interconnect," IEEE Trans. on Advanced 
Packaging , vol. 24, no. 3, pp. 255-259, Aug. 2001. 
[111] C. E. Patterson, T. K. Thrivikraman, A. M. Yepes, S. M. Begley, S. K. 
Bhattacharya, J. D. Cressler, and J. Papapolymerou, "A lightweight organic X-band 
active receiving phased array with integrated SiGe amplifiers and phase shifters," 
IEEE Trans. on Antennas and Propagation, vol. 59, no. 1, pp. 100-109, Jan. 2011. 







CHUNG HANG JOHN POH 
 
 
Chung Hang John Poh was born on Aug 1980 in Singapore. He received a 
Bachelor of Engineering with first class honors degree in Electrical and Electronic 
Engineering from the Nanyang Technological University (NTU), Singapore in 2005, and 
a Master of Science degree in Electrical and Computer Engineering degree from the 
Georgia Institute of Technology (Georgia Tech), Atlanta, GA, USA in 2009. He is 
currently working toward the Ph.D. degree at Georgia Tech. 
From 2005 to 2007, he was with DSO National Laboratories, Singapore as an RF 
engineer, where he worked on radar electronic and communication systems. His research 
interests are microwave circuits and systems for communications and radar applications. 
He was the recipient of the DSO Postgraduate Scholarship in 2007 and the Singapore 
Defence Technology Prize (Team R&D Award) in 2010.  
 
  
 
 
